mirror of
https://github.com/Valeh2012/PersonalVotingMachine
synced 2025-12-08 18:15:11 +02:00
first commit
This commit is contained in:
valeh
178
basic-setup/components/u8g2/sys/avr/avr-libc/lib/avr-hw-i2c/i2cmaster.h
Executable file
178
basic-setup/components/u8g2/sys/avr/avr-libc/lib/avr-hw-i2c/i2cmaster.h
Executable file
@@ -0,0 +1,178 @@
|
||||
#ifndef _I2CMASTER_H
|
||||
#define _I2CMASTER_H 1
|
||||
/*************************************************************************
|
||||
* Title: C include file for the I2C master interface
|
||||
* (i2cmaster.S or twimaster.c)
|
||||
* Author: Peter Fleury <pfleury@gmx.ch> http://jump.to/fleury
|
||||
* File: $Id: i2cmaster.h,v 1.10 2005/03/06 22:39:57 Peter Exp $
|
||||
* Software: AVR-GCC 3.4.3 / avr-libc 1.2.3
|
||||
* Target: any AVR device
|
||||
* Usage: see Doxygen manual
|
||||
**************************************************************************/
|
||||
|
||||
#ifdef DOXYGEN
|
||||
/**
|
||||
@defgroup pfleury_ic2master I2C Master library
|
||||
@code #include <i2cmaster.h> @endcode
|
||||
|
||||
@brief I2C (TWI) Master Software Library
|
||||
|
||||
Basic routines for communicating with I2C slave devices. This single master
|
||||
implementation is limited to one bus master on the I2C bus.
|
||||
|
||||
This I2c library is implemented as a compact assembler software implementation of the I2C protocol
|
||||
which runs on any AVR (i2cmaster.S) and as a TWI hardware interface for all AVR with built-in TWI hardware (twimaster.c).
|
||||
Since the API for these two implementations is exactly the same, an application can be linked either against the
|
||||
software I2C implementation or the hardware I2C implementation.
|
||||
|
||||
Use 4.7k pull-up resistor on the SDA and SCL pin.
|
||||
|
||||
Adapt the SCL and SDA port and pin definitions and eventually the delay routine in the module
|
||||
i2cmaster.S to your target when using the software I2C implementation !
|
||||
|
||||
Adjust the CPU clock frequence F_CPU in twimaster.c or in the Makfile when using the TWI hardware implementaion.
|
||||
|
||||
@note
|
||||
The module i2cmaster.S is based on the Atmel Application Note AVR300, corrected and adapted
|
||||
to GNU assembler and AVR-GCC C call interface.
|
||||
Replaced the incorrect quarter period delays found in AVR300 with
|
||||
half period delays.
|
||||
|
||||
@author Peter Fleury pfleury@gmx.ch http://jump.to/fleury
|
||||
|
||||
@par API Usage Example
|
||||
The following code shows typical usage of this library, see example test_i2cmaster.c
|
||||
|
||||
@code
|
||||
|
||||
#include <i2cmaster.h>
|
||||
|
||||
|
||||
#define Dev24C02 0xA2 // device address of EEPROM 24C02, see datasheet
|
||||
|
||||
int main(void)
|
||||
{
|
||||
unsigned char ret;
|
||||
|
||||
i2c_init(); // initialize I2C library
|
||||
|
||||
// write 0x75 to EEPROM address 5 (Byte Write)
|
||||
i2c_start_wait(Dev24C02+I2C_WRITE); // set device address and write mode
|
||||
i2c_write(0x05); // write address = 5
|
||||
i2c_write(0x75); // write value 0x75 to EEPROM
|
||||
i2c_stop(); // set stop conditon = release bus
|
||||
|
||||
|
||||
// read previously written value back from EEPROM address 5
|
||||
i2c_start_wait(Dev24C02+I2C_WRITE); // set device address and write mode
|
||||
|
||||
i2c_write(0x05); // write address = 5
|
||||
i2c_rep_start(Dev24C02+I2C_READ); // set device address and read mode
|
||||
|
||||
ret = i2c_readNak(); // read one byte from EEPROM
|
||||
i2c_stop();
|
||||
|
||||
for(;;);
|
||||
}
|
||||
@endcode
|
||||
|
||||
*/
|
||||
#endif /* DOXYGEN */
|
||||
|
||||
/**@{*/
|
||||
|
||||
#if (__GNUC__ * 100 + __GNUC_MINOR__) < 304
|
||||
#error "This library requires AVR-GCC 3.4 or later, update to newer AVR-GCC compiler !"
|
||||
#endif
|
||||
|
||||
#include <avr/io.h>
|
||||
|
||||
/** defines the data direction (reading from I2C device) in i2c_start(),i2c_rep_start() */
|
||||
#define I2C_READ 1
|
||||
|
||||
/** defines the data direction (writing to I2C device) in i2c_start(),i2c_rep_start() */
|
||||
#define I2C_WRITE 0
|
||||
|
||||
|
||||
/**
|
||||
@brief initialize the I2C master interace. Need to be called only once
|
||||
@param void
|
||||
@return none
|
||||
*/
|
||||
extern void i2c_init(void);
|
||||
|
||||
|
||||
/**
|
||||
@brief Terminates the data transfer and releases the I2C bus
|
||||
@param void
|
||||
@return none
|
||||
*/
|
||||
extern void i2c_stop(void);
|
||||
|
||||
|
||||
/**
|
||||
@brief Issues a start condition and sends address and transfer direction
|
||||
|
||||
@param addr address and transfer direction of I2C device
|
||||
@retval 0 device accessible
|
||||
@retval 1 failed to access device
|
||||
*/
|
||||
extern unsigned char i2c_start(unsigned char addr);
|
||||
|
||||
|
||||
/**
|
||||
@brief Issues a repeated start condition and sends address and transfer direction
|
||||
|
||||
@param addr address and transfer direction of I2C device
|
||||
@retval 0 device accessible
|
||||
@retval 1 failed to access device
|
||||
*/
|
||||
extern unsigned char i2c_rep_start(unsigned char addr);
|
||||
|
||||
|
||||
/**
|
||||
@brief Issues a start condition and sends address and transfer direction
|
||||
|
||||
If device is busy, use ack polling to wait until device ready
|
||||
@param addr address and transfer direction of I2C device
|
||||
@return none
|
||||
*/
|
||||
extern void i2c_start_wait(unsigned char addr);
|
||||
|
||||
|
||||
/**
|
||||
@brief Send one byte to I2C device
|
||||
@param data byte to be transfered
|
||||
@retval 0 write successful
|
||||
@retval 1 write failed
|
||||
*/
|
||||
extern unsigned char i2c_write(unsigned char data);
|
||||
|
||||
|
||||
/**
|
||||
@brief read one byte from the I2C device, request more data from device
|
||||
@return byte read from I2C device
|
||||
*/
|
||||
extern unsigned char i2c_readAck(void);
|
||||
|
||||
/**
|
||||
@brief read one byte from the I2C device, read is followed by a stop condition
|
||||
@return byte read from I2C device
|
||||
*/
|
||||
extern unsigned char i2c_readNak(void);
|
||||
|
||||
/**
|
||||
@brief read one byte from the I2C device
|
||||
|
||||
Implemented as a macro, which calls either i2c_readAck or i2c_readNak
|
||||
|
||||
@param ack 1 send ack, request more data from device<br>
|
||||
0 send nak, read is followed by a stop condition
|
||||
@return byte read from I2C device
|
||||
*/
|
||||
extern unsigned char i2c_read(unsigned char ack);
|
||||
#define i2c_read(ack) (ack) ? i2c_readAck() : i2c_readNak();
|
||||
|
||||
|
||||
/**@}*/
|
||||
#endif
|
||||
236
basic-setup/components/u8g2/sys/avr/avr-libc/lib/avr-hw-i2c/twimastertimeout.c
Executable file
236
basic-setup/components/u8g2/sys/avr/avr-libc/lib/avr-hw-i2c/twimastertimeout.c
Executable file
@@ -0,0 +1,236 @@
|
||||
/*
|
||||
* modified version of I2C master library
|
||||
* added a timeout variable for non blocking i2c
|
||||
*/
|
||||
|
||||
/*************************************************************************
|
||||
* Title: I2C master library using hardware TWI interface
|
||||
* Author: Peter Fleury <pfleury@gmx.ch> http://jump.to/fleury
|
||||
* File: $Id: twimaster.c,v 1.3 2005/07/02 11:14:21 Peter Exp $
|
||||
* Software: AVR-GCC 3.4.3 / avr-libc 1.2.3
|
||||
* Target: any AVR device with hardware TWI
|
||||
* Usage: API compatible with I2C Software Library i2cmaster.h
|
||||
**************************************************************************/
|
||||
#include <avr-hw-i2c/i2cmaster.h>
|
||||
#include <inttypes.h>
|
||||
#include <compat/twi.h>
|
||||
|
||||
|
||||
|
||||
/* define CPU frequency in Mhz here if not defined in Makefile */
|
||||
#ifndef F_CPU
|
||||
#define F_CPU 4000000UL
|
||||
#endif
|
||||
|
||||
/* I2C clock in Hz */
|
||||
#define SCL_CLOCK 100000L
|
||||
|
||||
/* I2C timer max delay */
|
||||
#define I2C_TIMER_DELAY 0xFF
|
||||
|
||||
/*************************************************************************
|
||||
Initialization of the I2C bus interface. Need to be called only once
|
||||
*************************************************************************/
|
||||
void i2c_init(void)
|
||||
{
|
||||
/* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
|
||||
|
||||
TWSR = 0; /* no prescaler */
|
||||
TWBR = ((F_CPU/SCL_CLOCK)-16)/2; /* must be > 10 for stable operation */
|
||||
|
||||
}/* i2c_init */
|
||||
|
||||
|
||||
/*************************************************************************
|
||||
Issues a start condition and sends address and transfer direction.
|
||||
return 0 = device accessible, 1= failed to access device
|
||||
*************************************************************************/
|
||||
unsigned char i2c_start(unsigned char address)
|
||||
{
|
||||
uint32_t i2c_timer = 0;
|
||||
uint8_t twst;
|
||||
|
||||
// send START condition
|
||||
TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
|
||||
|
||||
// wait until transmission completed
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while(!(TWCR & (1<<TWINT)) && i2c_timer--);
|
||||
if(i2c_timer == 0)
|
||||
return 1;
|
||||
|
||||
// check value of TWI Status Register. Mask prescaler bits.
|
||||
twst = TW_STATUS & 0xF8;
|
||||
if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
|
||||
|
||||
// send device address
|
||||
TWDR = address;
|
||||
TWCR = (1<<TWINT) | (1<<TWEN);
|
||||
|
||||
// wail until transmission completed and ACK/NACK has been received
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while(!(TWCR & (1<<TWINT)) && i2c_timer--);
|
||||
if(i2c_timer == 0)
|
||||
return 1;
|
||||
|
||||
// check value of TWI Status Register. Mask prescaler bits.
|
||||
twst = TW_STATUS & 0xF8;
|
||||
if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
|
||||
|
||||
return 0;
|
||||
|
||||
}/* i2c_start */
|
||||
|
||||
|
||||
/*************************************************************************
|
||||
Issues a start condition and sends address and transfer direction.
|
||||
If device is busy, use ack polling to wait until device is ready
|
||||
|
||||
Input: address and transfer direction of I2C device
|
||||
*************************************************************************/
|
||||
void i2c_start_wait(unsigned char address)
|
||||
{
|
||||
uint32_t i2c_timer = 0;
|
||||
uint8_t twst;
|
||||
|
||||
while ( 1 )
|
||||
{
|
||||
// send START condition
|
||||
TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
|
||||
|
||||
// wait until transmission completed
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while(!(TWCR & (1<<TWINT)) && i2c_timer--);
|
||||
|
||||
// check value of TWI Status Register. Mask prescaler bits.
|
||||
twst = TW_STATUS & 0xF8;
|
||||
if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
|
||||
|
||||
// send device address
|
||||
TWDR = address;
|
||||
TWCR = (1<<TWINT) | (1<<TWEN);
|
||||
|
||||
// wail until transmission completed
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while(!(TWCR & (1<<TWINT)) && i2c_timer--);
|
||||
|
||||
// check value of TWI Status Register. Mask prescaler bits.
|
||||
twst = TW_STATUS & 0xF8;
|
||||
if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) )
|
||||
{
|
||||
/* device busy, send stop condition to terminate write operation */
|
||||
TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
|
||||
|
||||
// wait until stop condition is executed and bus released
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while((TWCR & (1<<TWSTO)) && i2c_timer--);
|
||||
|
||||
continue;
|
||||
}
|
||||
//if( twst != TW_MT_SLA_ACK) return 1;
|
||||
break;
|
||||
}
|
||||
|
||||
}/* i2c_start_wait */
|
||||
|
||||
|
||||
/*************************************************************************
|
||||
Issues a repeated start condition and sends address and transfer direction
|
||||
|
||||
Input: address and transfer direction of I2C device
|
||||
|
||||
Return: 0 device accessible
|
||||
1 failed to access device
|
||||
*************************************************************************/
|
||||
unsigned char i2c_rep_start(unsigned char address)
|
||||
{
|
||||
return i2c_start( address );
|
||||
|
||||
}/* i2c_rep_start */
|
||||
|
||||
|
||||
/*************************************************************************
|
||||
Terminates the data transfer and releases the I2C bus
|
||||
*************************************************************************/
|
||||
void i2c_stop(void)
|
||||
{
|
||||
uint32_t i2c_timer = 0;
|
||||
|
||||
/* send stop condition */
|
||||
TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
|
||||
|
||||
// wait until stop condition is executed and bus released
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while((TWCR & (1<<TWSTO)) && i2c_timer--);
|
||||
|
||||
}/* i2c_stop */
|
||||
|
||||
|
||||
/*************************************************************************
|
||||
Send one byte to I2C device
|
||||
|
||||
Input: byte to be transfered
|
||||
Return: 0 write successful
|
||||
1 write failed
|
||||
*************************************************************************/
|
||||
unsigned char i2c_write( unsigned char data )
|
||||
{
|
||||
uint32_t i2c_timer = 0;
|
||||
uint8_t twst;
|
||||
|
||||
// send data to the previously addressed device
|
||||
TWDR = data;
|
||||
TWCR = (1<<TWINT) | (1<<TWEN);
|
||||
|
||||
// wait until transmission completed
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while(!(TWCR & (1<<TWINT)) && i2c_timer--);
|
||||
if(i2c_timer == 0)
|
||||
return 1;
|
||||
|
||||
// check value of TWI Status Register. Mask prescaler bits
|
||||
twst = TW_STATUS & 0xF8;
|
||||
if( twst != TW_MT_DATA_ACK) return 1;
|
||||
return 0;
|
||||
|
||||
}/* i2c_write */
|
||||
|
||||
|
||||
/*************************************************************************
|
||||
Read one byte from the I2C device, request more data from device
|
||||
|
||||
Return: byte read from I2C device
|
||||
*************************************************************************/
|
||||
unsigned char i2c_readAck(void)
|
||||
{
|
||||
uint32_t i2c_timer = 0;
|
||||
|
||||
TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while(!(TWCR & (1<<TWINT)) && i2c_timer--);
|
||||
if(i2c_timer == 0)
|
||||
return 0;
|
||||
|
||||
return TWDR;
|
||||
|
||||
}/* i2c_readAck */
|
||||
|
||||
|
||||
/*************************************************************************
|
||||
Read one byte from the I2C device, read is followed by a stop condition
|
||||
|
||||
Return: byte read from I2C device
|
||||
*************************************************************************/
|
||||
unsigned char i2c_readNak(void)
|
||||
{
|
||||
uint32_t i2c_timer = 0;
|
||||
|
||||
TWCR = (1<<TWINT) | (1<<TWEN);
|
||||
i2c_timer = I2C_TIMER_DELAY;
|
||||
while(!(TWCR & (1<<TWINT)) && i2c_timer--);
|
||||
if(i2c_timer == 0)
|
||||
return 0;
|
||||
|
||||
return TWDR;
|
||||
|
||||
}/* i2c_readNak */
|
||||
177
basic-setup/components/u8g2/sys/avr/avr-libc/lib/u8x8_avr.c
Normal file
177
basic-setup/components/u8g2/sys/avr/avr-libc/lib/u8x8_avr.c
Normal file
@@ -0,0 +1,177 @@
|
||||
#include <util/delay.h>
|
||||
#include "u8x8_avr.h"
|
||||
|
||||
#ifdef AVR_USE_HW_I2C
|
||||
#include <avr-hw-i2c/i2cmaster.h>
|
||||
#endif
|
||||
|
||||
#ifdef AVR_USE_HW_SPI
|
||||
|
||||
#ifndef SCK_DDR
|
||||
#error "SCK_DDR must be defined externally, eg: -DSCK_DDR=DDRB, for atmega328p."
|
||||
#endif
|
||||
|
||||
#ifndef SCK_BIT
|
||||
#error "SCK_BIT must be defined externally, eg: -DSCK_BIT=5, for atmega328p."
|
||||
#endif
|
||||
|
||||
#ifndef MOSI_DDR
|
||||
#error "MOSI_DDR must be defined externally, eg: -DMOSI_DDR=DDRB, for atmega328p."
|
||||
#endif
|
||||
|
||||
#ifndef MOSI_BIT
|
||||
#error "MOSI_BIT must be defined externally, eg: -DMOSI_BIT=3, for atmega328p."
|
||||
#endif
|
||||
|
||||
#endif
|
||||
|
||||
#define P_CPU_NS (1000000000UL / F_CPU)
|
||||
|
||||
|
||||
#ifdef AVR_USE_HW_SPI
|
||||
uint8_t u8x8_byte_avr_hw_spi (u8x8_t * u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
|
||||
uint8_t *data;
|
||||
|
||||
switch (msg) {
|
||||
case U8X8_MSG_BYTE_INIT:
|
||||
SCK_DDR |= _BV (SCK_BIT);
|
||||
MOSI_DDR |= _BV (MOSI_BIT);
|
||||
|
||||
SPCR = (_BV (SPE) | _BV (MSTR));
|
||||
|
||||
switch (u8x8->display_info->spi_mode) {
|
||||
case 0:
|
||||
break;
|
||||
case 1:
|
||||
SPCR |= _BV (CPHA);
|
||||
break;
|
||||
case 2:
|
||||
SPCR |= _BV (CPOL);
|
||||
break;
|
||||
case 3:
|
||||
SPCR |= _BV (CPOL);
|
||||
SPCR |= _BV (CPHA);
|
||||
break;
|
||||
};
|
||||
|
||||
switch (F_CPU / u8x8->display_info->sck_clock_hz) {
|
||||
case 2:
|
||||
SPSR |= _BV (SPI2X);
|
||||
break;
|
||||
case 4:
|
||||
break;
|
||||
case 8:
|
||||
SPSR |= _BV (SPI2X);
|
||||
SPCR |= _BV (SPR0);
|
||||
break;
|
||||
case 16:
|
||||
SPCR |= _BV (SPR0);
|
||||
break;
|
||||
case 32:
|
||||
SPSR |= _BV (SPI2X);
|
||||
SPCR |= _BV (SPR1);
|
||||
break;
|
||||
case 64:
|
||||
SPCR |= _BV (SPR1);
|
||||
break;
|
||||
case 128:
|
||||
SPCR |= _BV (SPR1);
|
||||
SPCR |= _BV (SPR0);
|
||||
break;
|
||||
}
|
||||
|
||||
u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
|
||||
break;
|
||||
case U8X8_MSG_BYTE_SET_DC:
|
||||
u8x8_gpio_SetDC(u8x8, arg_int);
|
||||
break;
|
||||
case U8X8_MSG_BYTE_START_TRANSFER:
|
||||
u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_enable_level);
|
||||
u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->post_chip_enable_wait_ns, NULL);
|
||||
break;
|
||||
case U8X8_MSG_BYTE_SEND:
|
||||
data = (uint8_t *) arg_ptr;
|
||||
while (arg_int > 0) {
|
||||
SPDR = (uint8_t) * data;
|
||||
while (!(SPSR & _BV (SPIF)));
|
||||
data++;
|
||||
arg_int--;
|
||||
}
|
||||
break;
|
||||
case U8X8_MSG_BYTE_END_TRANSFER:
|
||||
u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->pre_chip_disable_wait_ns, NULL);
|
||||
u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
|
||||
break;
|
||||
default:
|
||||
return 0;
|
||||
}
|
||||
|
||||
return 1;
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef AVR_USE_HW_I2C
|
||||
uint8_t u8x8_byte_avr_hw_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
|
||||
{
|
||||
uint8_t *data;
|
||||
switch(msg){
|
||||
case U8X8_MSG_BYTE_SEND:
|
||||
data = (uint8_t *)arg_ptr;
|
||||
while( arg_int-- )
|
||||
i2c_write(*data++);
|
||||
break;
|
||||
case U8X8_MSG_BYTE_INIT:
|
||||
i2c_init();
|
||||
break;
|
||||
case U8X8_MSG_BYTE_SET_DC:
|
||||
/* ignored for i2c */
|
||||
break;
|
||||
case U8X8_MSG_BYTE_START_TRANSFER:
|
||||
i2c_start_wait(u8x8_GetI2CAddress(u8x8)+I2C_WRITE);
|
||||
break;
|
||||
case U8X8_MSG_BYTE_END_TRANSFER:
|
||||
i2c_stop();
|
||||
break;
|
||||
default:
|
||||
return 0;
|
||||
}
|
||||
return 1;
|
||||
}
|
||||
#endif
|
||||
|
||||
uint8_t u8x8_avr_delay (u8x8_t * u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
|
||||
uint8_t cycles;
|
||||
|
||||
switch(msg) {
|
||||
case U8X8_MSG_DELAY_NANO: // delay arg_int * 1 nano second
|
||||
// At 20Mhz, each cycle is 50ns, the call itself is slower.
|
||||
break;
|
||||
case U8X8_MSG_DELAY_100NANO: // delay arg_int * 100 nano seconds
|
||||
// Approximate best case values...
|
||||
#define CALL_CYCLES 26UL
|
||||
#define CALC_CYCLES 4UL
|
||||
#define RETURN_CYCLES 4UL
|
||||
#define CYCLES_PER_LOOP 4UL
|
||||
|
||||
cycles = (100UL * arg_int) / (P_CPU_NS * CYCLES_PER_LOOP);
|
||||
|
||||
if (cycles > CALL_CYCLES + RETURN_CYCLES + CALC_CYCLES)
|
||||
break;
|
||||
|
||||
__asm__ __volatile__ (
|
||||
"1: sbiw %0,1" "\n\t" // 2 cycles
|
||||
"brne 1b":"=w" (cycles):"0" (cycles) // 2 cycles
|
||||
);
|
||||
break;
|
||||
case U8X8_MSG_DELAY_10MICRO: // delay arg_int * 10 micro seconds
|
||||
while( arg_int-- ) _delay_us(10);
|
||||
break;
|
||||
case U8X8_MSG_DELAY_MILLI: // delay arg_int * 1 milli second
|
||||
while( arg_int-- ) _delay_ms(1);
|
||||
break;
|
||||
default:
|
||||
return 0;
|
||||
}
|
||||
|
||||
return 1;
|
||||
}
|
||||
11
basic-setup/components/u8g2/sys/avr/avr-libc/lib/u8x8_avr.h
Normal file
11
basic-setup/components/u8g2/sys/avr/avr-libc/lib/u8x8_avr.h
Normal file
@@ -0,0 +1,11 @@
|
||||
#ifndef U8X8_AVR_H_
|
||||
#define U8X8_AVR_H_
|
||||
|
||||
#include <u8g2.h>
|
||||
#include <stdint.h>
|
||||
|
||||
uint8_t u8x8_byte_avr_hw_spi(u8x8_t * u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
|
||||
uint8_t u8x8_byte_avr_hw_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
|
||||
uint8_t u8x8_avr_delay(u8x8_t * u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
|
||||
|
||||
#endif /* U8X8_AVR_H_ */
|
||||
Reference in New Issue
Block a user