Arti Zirk
054740c5de
subrepo: subdir: "libopencm3" merged: "88e91c9a7cce" upstream: origin: "https://github.com/libopencm3/libopencm3.git" branch: "master" commit: "88e91c9a7cce" git-subrepo: version: "0.4.3" origin: "???" commit: "???"
242 lines
4.6 KiB
ArmAsm
242 lines
4.6 KiB
ArmAsm
/*
|
|
* This file is part of the libopencm3 project.
|
|
*
|
|
* Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
|
|
* Copyright (C) 2013 Frantisek Burian <BuFran@seznam.cz>
|
|
*
|
|
* This library is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU Lesser General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public License
|
|
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/* Generic linker script for all targets using libopencm3. */
|
|
|
|
/* Enforce emmition of the vector table. */
|
|
EXTERN(vector_table)
|
|
|
|
/* Define the entry point of the output file. */
|
|
ENTRY(reset_handler)
|
|
|
|
/* Define memory regions. */
|
|
MEMORY
|
|
{
|
|
/* RAM is always used */
|
|
ram (rwx) : ORIGIN = _RAM_OFF, LENGTH = _RAM
|
|
|
|
#if defined(_ROM)
|
|
rom (rx) : ORIGIN = _ROM_OFF, LENGTH = _ROM
|
|
#endif
|
|
#if defined(_ROM1)
|
|
rom1 (rx) : ORIGIN = _ROM1_OFF, LENGTH = _ROM1
|
|
#endif
|
|
#if defined(_ROM2)
|
|
rom2 (rx) : ORIGIN = _ROM2_OFF, LENGTH = _ROM2
|
|
#endif
|
|
#if defined(_RAM1)
|
|
ram1 (rwx) : ORIGIN = _RAM1_OFF, LENGTH = _RAM1
|
|
#endif
|
|
#if defined(_RAM2)
|
|
ram2 (rwx) : ORIGIN = _RAM2_OFF, LENGTH = _RAM2
|
|
#endif
|
|
#if defined(_RAM3)
|
|
ram3 (rwx) : ORIGIN = _RAM3_OFF, LENGTH = _RAM3
|
|
#endif
|
|
#if defined(_RAM4)
|
|
ram4 (rwx) : ORIGIN = _RAM4_OFF, LENGTH = _RAM4
|
|
#endif
|
|
#if defined(_RAM5)
|
|
ram5 (rwx) : ORIGIN = _RAM5_OFF, LENGTH = _RAM5
|
|
#endif
|
|
#if defined(_CCM)
|
|
ccm (rwx) : ORIGIN = _CCM_OFF, LENGTH = _CCM
|
|
#endif
|
|
#if defined(_EEP)
|
|
eep (r) : ORIGIN = _EEP_OFF, LENGTH = _EEP
|
|
#endif
|
|
#if defined(_XSRAM)
|
|
xsram (rw) : ORIGIN = _XSRAM_OFF, LENGTH = _XSRAM
|
|
#endif
|
|
#if defined(_XDRAM)
|
|
xdram (rw) : ORIGIN = _XDRAM_OFF, LENGTH = _XDRAM
|
|
#endif
|
|
#if defined(_NFCRAM)
|
|
nfcram (rw) : ORIGIN _NFCRAM_OFF, LENGTH = _NFCRAM
|
|
#endif
|
|
}
|
|
|
|
/* Define sections. */
|
|
SECTIONS
|
|
{
|
|
.text : {
|
|
*(.vectors) /* Vector table */
|
|
*(.text*) /* Program code */
|
|
. = ALIGN(4);
|
|
*(.rodata*) /* Read-only data */
|
|
. = ALIGN(4);
|
|
} >rom
|
|
|
|
/* C++ Static constructors/destructors, also used for
|
|
* __attribute__((constructor)) and the likes.
|
|
*/
|
|
.preinit_array : {
|
|
. = ALIGN(4);
|
|
__preinit_array_start = .;
|
|
KEEP (*(.preinit_array))
|
|
__preinit_array_end = .;
|
|
} >rom
|
|
.init_array : {
|
|
. = ALIGN(4);
|
|
__init_array_start = .;
|
|
KEEP (*(SORT(.init_array.*)))
|
|
KEEP (*(.init_array))
|
|
__init_array_end = .;
|
|
} >rom
|
|
.fini_array : {
|
|
. = ALIGN(4);
|
|
__fini_array_start = .;
|
|
KEEP (*(.fini_array))
|
|
KEEP (*(SORT(.fini_array.*)))
|
|
__fini_array_end = .;
|
|
} >rom
|
|
|
|
/*
|
|
* Another section used by C++ stuff, appears when using newlib with
|
|
* 64bit (long long) printf support
|
|
*/
|
|
.ARM.extab : {
|
|
*(.ARM.extab*)
|
|
} >rom
|
|
.ARM.exidx : {
|
|
__exidx_start = .;
|
|
*(.ARM.exidx*)
|
|
__exidx_end = .;
|
|
} >rom
|
|
|
|
. = ALIGN(4);
|
|
_etext = .;
|
|
|
|
/* ram, but not cleared on reset, eg boot/app comms */
|
|
.noinit (NOLOAD) : {
|
|
*(.noinit*)
|
|
} >ram
|
|
. = ALIGN(4);
|
|
|
|
.data : {
|
|
_data = .;
|
|
*(.data*) /* Read-write initialized data */
|
|
*(.ramtext*) /* "text" functions to run in ram */
|
|
. = ALIGN(4);
|
|
_edata = .;
|
|
} >ram AT >rom
|
|
_data_loadaddr = LOADADDR(.data);
|
|
|
|
.bss : {
|
|
*(.bss*) /* Read-write zero initialized data */
|
|
*(COMMON)
|
|
. = ALIGN(4);
|
|
_ebss = .;
|
|
} >ram
|
|
|
|
#if defined(_CCM)
|
|
.ccm : {
|
|
_ccm = .;
|
|
*(.ccmram*)
|
|
. = ALIGN(4);
|
|
_eccm = .;
|
|
} >ccm
|
|
#endif
|
|
|
|
#if defined(_RAM1)
|
|
.ram1 : {
|
|
_ram1 = .;
|
|
*(.ram1*)
|
|
. = ALIGN(4);
|
|
_eram1 = .;
|
|
} >ram1
|
|
#endif
|
|
|
|
#if defined(_RAM2)
|
|
.ram2 : {
|
|
_ram2 = .;
|
|
*(.ram2*)
|
|
. = ALIGN(4);
|
|
_eram2 = .;
|
|
} >ram2
|
|
#endif
|
|
|
|
#if defined(_RAM3)
|
|
.ram3 : {
|
|
_ram3 = .;
|
|
*(.ram3*)
|
|
. = ALIGN(4);
|
|
_eram3 = .;
|
|
} >ram3
|
|
#endif
|
|
|
|
#if defined(_RAM4)
|
|
.ram4 : {
|
|
_ram4 = .;
|
|
*(.ram4*)
|
|
. = ALIGN(4);
|
|
_eram4 = .;
|
|
} >ram4
|
|
#endif
|
|
|
|
#if defined(_RAM5)
|
|
.ram5 : {
|
|
_ram5 = .;
|
|
*(.ram5*)
|
|
. = ALIGN(4);
|
|
_eram5 = .;
|
|
} >ram5
|
|
#endif
|
|
|
|
#if defined(_XSRAM)
|
|
.xsram : {
|
|
_xsram = .;
|
|
*(.xsram*)
|
|
. = ALIGN(4);
|
|
_exsram = .;
|
|
} >xsram
|
|
#endif
|
|
|
|
#if defined(_XDRAM)
|
|
.xdram : {
|
|
_xdram = .;
|
|
*(.xdram*)
|
|
. = ALIGN(4);
|
|
_exdram = .;
|
|
} >xdram
|
|
#endif
|
|
|
|
#if defined(_NFCRAM)
|
|
.nfcram : {
|
|
_nfcram = .;
|
|
*(.nfcram*)
|
|
. = ALIGN(4);
|
|
_enfcram = .;
|
|
} >nfcram
|
|
#endif
|
|
|
|
/*
|
|
* The .eh_frame section appears to be used for C++ exception handling.
|
|
* You may need to fix this if you're using C++.
|
|
*/
|
|
/DISCARD/ : { *(.eh_frame) }
|
|
|
|
. = ALIGN(4);
|
|
end = .;
|
|
}
|
|
|
|
PROVIDE(_stack = ORIGIN(ram) + LENGTH(ram));
|
|
|