This website requires JavaScript.
Explore
Help
Sign In
arti
/
vt1200
Watch
1
Star
0
Fork
1
mirror of
https://git.k-space.ee/arti/vt1200.git
synced
2026-10-30 12:03:54 +02:00
Code
Wiki
Activity
Files
1c0a9b2b64b9a0c79ff3905d38494afa90cf4f9d
vt1200
/
tools
T
History
SDD
5000b8bc07
harness: level-1 VIDEO MEMORY test passes (video RAM mapped + REFCNT advances); next gate is HOST PORT
2026-10-16 10:57:06 +03:00
..
ghidra-headless-mcp
@ 307b461cdb
checkpoint: VT1200 reverse-engineering workspace before board-model work
2026-10-16 01:37:50 +03:00
ghidra-tms34010
harness: level-1 VIDEO MEMORY test passes (video RAM mapped + REFCNT advances); next gate is HOST PORT
2026-10-16 10:57:06 +03:00
smart34010
checkpoint: VT1200 reverse-engineering workspace before board-model work
2026-10-16 01:37:50 +03:00
fontgen.py
checkpoint: VT1200 reverse-engineering workspace before board-model work
2026-10-16 01:37:50 +03:00
ghidra-mcp.sh
checkpoint: VT1200 reverse-engineering workspace before board-model work
2026-10-16 01:37:50 +03:00
ghidra-tms34010-local.patch
checkpoint: VT1200 reverse-engineering workspace before board-model work
2026-10-16 01:37:50 +03:00
install-ghidra-plugin.sh
checkpoint: VT1200 reverse-engineering workspace before board-model work
2026-10-16 01:37:50 +03:00
ptr_constants.py
checkpoint: VT1200 reverse-engineering workspace before board-model work
2026-10-16 01:37:50 +03:00
vt1200_map.py
checkpoint: VT1200 reverse-engineering workspace before board-model work
2026-10-16 01:37:50 +03:00
