mirror of
https://git.k-space.ee/arti/vt1200.git
synced 2026-10-30 12:03:54 +02:00
SDD
f49f9984bb
Closed cross-check (single run): the catch-all and VT1200_CAL proxies are directly comparable (both base 0) and resolve identically; last-wins holds for same- and mismatched-width overlaps. The apparent conflict was a units error: a .rw(FUNC(offs_t)) handler receives (bitaddr-base)>>4 (tms34010 Width=1, AddrShift=3), so the catch-all logs bitaddr>>4. Its 0x400000..0x40D7FF is bit 0x04000000..0x040D7FF0 (bytes 0x800000..0x81AFFE), outside the declared 4 MiB RAM -- genuinely unmapped. The old 0x00400000 proxy was 16x too low. Catch-all reproduces the committed log byte-for-byte and does not perturb coverage (56 / PC=3F208950 with and without). Regression holds: PC=3FDCE400 samples=199. Report: harness/mame/XCROSS_REPORT.md