opencode.energia.arti.ee/vt1200
1
0 Fork 0
forked from arti/vt1200
Code Pull Requests Activity

harness: level-1 VIDEO MEMORY test passes (video RAM mapped + REFCNT advances); next gate is HOST PORT

Browse Source
This commit is contained in:
SDD committed 2026-10-16 10:57:06 +03:00
1 parent 5ef8712960
commit 5000b8bc07
4 files changed
+71 -49
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

tools/ghidra-tms34010/tms34010.sinc
+3 -3
View File
@@ -70,7 +70,7 @@ addr5: fwd is bits_5_9 & bits_10 = 0 [fwd = inst_next + (bits_5_9 * 2);] {export
addr5: bwd is bits_5_9 & bits_10 = 1 [bwd = inst_next - (bits_5_9 * 2);] {export *:4 bwd;}
addr8: addy is bits_0_7s [addy = inst_next + (bits_0_7s * 2);] {export *:4 addy;}
addr16: addy is bits_0_15s [addy = inst_next + (bits_0_15s * 2);] {export *:4 addy;}
addr32: addy is imm32 [addy = (imm32 / 8) & 0xfffff;] {export *:4 addy;}
addr32: addy is imm32 [addy = imm32 / 8;] {export *:4 addy;}
cc: "" is bits_8_11=0 { local tmp:1 = 1; export tmp; }
cc: "P" is bits_8_11=1 { local tmp:1 = (!$(N_Flag) & !$(Z_Flag)) != 0; export tmp; }
@@ -182,9 +182,9 @@ macro Update_V_Flag(V)
# -------------------------------------------------------------------------------------------------------------------------------------#
# ADDI IL Add Immediate (32-bytes) 0000 1011 001R DDDD
# -------------------------------------------------------------------------------------------------------------------------------------#
:ADDI link,Rd is bits_5_15=0b00001011001 & Rd; imm32 [link=(imm32 / 8) & 0xfffff;]
:ADDI imm32,Rd is bits_5_15=0b00001011001 & Rd; imm32
{
Rd = link;
Rd = imm32;
}