This website requires JavaScript.
Explore
Help
Sign In
opencode.siil.arti.ee
/
llvm-tms34010
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
ef2cdfe393d01cd4935c806387ac912b5a2c8ced
llvm-tms34010
/
llvm
/
test
/
Transforms
/
LoopVectorize
/
RISCV
T
History
Florian Hahn
8344e215ec
[LV] Update more target-specific tests after
23c2f2e6b2
.
2021-06-07 12:13:21 +01:00
..
lit.local.cfg
…
masked_gather_scatter.ll
[LV] Update more target-specific tests after
23c2f2e6b2
.
2021-06-07 12:13:21 +01:00
riscv-interleaved.ll
Mark test as requiring asserts.
2021-06-01 02:01:01 -07:00
riscv-unroll.ll
…
scalable-reductions.ll
[RISCV] Add legality check for vectorizing reduction
2021-05-20 17:45:46 +08:00
scalable-vf-hint.ll
[LV] Add -scalable-vectorization=<option> flag.
2021-05-19 10:40:56 +01:00