qi-hardware/ben-blinkenlights
1
0
Fork 0
mirror of git://projects.qi-hardware.com/ben-blinkenlights.git synced 2024-11-27 16:57:31 +02:00
Code

uart: the AVR requires nSS for slave mode

Browse Source 
- components/atmega48-mmu.lib: added nSS function to pin 12
- components/atmega48-mmu.lib (RESET): renamed to nRESET
- uart.sch: removed INT and used it for nSS instead
- uart.brd: redid layout for above change
This commit is contained in:
Werner Almesberger 2011-01-31 21:35:45 -03:00
parent e7ec5c8ad4
commit d3ab4abe5c
3 changed files with 605 additions and 540 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
components/atmega48-mmu.lib
View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Mon Jan 31 15:41:03 2011 EESchema-LIBRARY Version 2.3 Date: Mon Jan 31 20:22:23 2011
# #
# ATmega48-MMU # ATmega48-MMU
# #
@ -24,14 +24,14 @@ X PB9/PCINT0/CLKO/ICP1 10 -150 -1400 300 U 50 50 1 1 T
X PC1/ADC1/PCINT9 20 1700 300 300 L 50 50 1 1 T X PC1/ADC1/PCINT9 20 1700 300 300 L 50 50 1 1 T
X PB1/PCINT1/OC1A 11 0 -1400 300 U 50 50 1 1 T X PB1/PCINT1/OC1A 11 0 -1400 300 U 50 50 1 1 T
X PC2/ADC2/PCINT10 21 1700 450 300 L 50 50 1 1 T X PC2/ADC2/PCINT10 21 1700 450 300 L 50 50 1 1 T
X PB2/PCINT2/OC1B 12 150 -1400 300 U 50 50 1 1 T X PB2/PCINT2/nSS/OC1B 12 150 -1400 300 U 50 50 1 1 T
X PC3/ADC3/PCINT11 22 450 1400 300 D 50 50 1 1 T X PC3/ADC3/PCINT11 22 450 1400 300 D 50 50 1 1 T
X PB3/PCINT3/OC2A/MOSI 13 300 -1400 300 U 50 50 1 1 T X PB3/PCINT3/OC2A/MOSI 13 300 -1400 300 U 50 50 1 1 T
X PC4/ADC4/SDA/PCINT12 23 300 1400 300 D 50 50 1 1 T X PC4/ADC4/SDA/PCINT12 23 300 1400 300 D 50 50 1 1 T
X PB4/PCINT4/MISO 14 450 -1400 300 U 50 50 1 1 T X PB4/PCINT4/MISO 14 450 -1400 300 U 50 50 1 1 T
X PC5/ADC5/SCL/PCINT13 24 150 1400 300 D 50 50 1 1 T X PC5/ADC5/SCL/PCINT13 24 150 1400 300 D 50 50 1 1 T
X PB5/SCK/PCINT5 15 1700 -450 300 L 50 50 1 1 T X PB5/SCK/PCINT5 15 1700 -450 300 L 50 50 1 1 T
X PC6/RESET/PCINT14 25 0 1400 300 D 50 50 1 1 T X PC6/nRESET/PCINT14 25 0 1400 300 D 50 50 1 1 T
X AVCC 16 1700 -300 300 L 50 50 1 1 W X AVCC 16 1700 -300 300 L 50 50 1 1 W
X PD0/RXD/PCINT16 26 -150 1400 300 D 50 50 1 1 T X PD0/RXD/PCINT16 26 -150 1400 300 D 50 50 1 1 T
X AREF 17 1700 -150 300 L 50 50 1 1 W X AREF 17 1700 -150 300 L 50 50 1 1 W

1109
uart/uart.brd
View File

File diff suppressed because it is too large Load Diff

30
uart/uart.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Mon Jan 31 18:30:09 2011 EESchema Schematic File Version 2 date Mon Jan 31 21:29:45 2011
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:conn LIBS:conn
@ -10,7 +10,7 @@ EELAYER END
$Descr A4 11700 8267 $Descr A4 11700 8267
Sheet 1 1 Sheet 1 1
Title "External UART (3.3 V) as 8:10 card" Title "External UART (3.3 V) as 8:10 card"
Date "31 jan 2011" Date "1 feb 2011"
Rev "20110131" Rev "20110131"
Comp "Werner Almesberger" Comp "Werner Almesberger"
Comment1 "" Comment1 ""
@ -18,6 +18,10 @@ Comment2 ""
Comment3 "" Comment3 ""
Comment4 "" Comment4 ""
$EndDescr $EndDescr
Wire Wire Line
4950 4550 4950 5350
Wire Wire Line
4950 5350 8050 5350
Wire Wire Line Wire Wire Line
3100 3600 2700 3600 3100 3600 2700 3600
Wire Wire Line Wire Wire Line
@ -30,8 +34,6 @@ Wire Wire Line
4350 4750 4350 4550 4350 4750 4350 4550
Wire Wire Line Wire Wire Line
3450 1550 3650 1550 3450 1550 3650 1550
Wire Wire Line
8050 5350 5100 5350
Wire Wire Line Wire Wire Line
5250 4550 5250 5850 5250 4550 5250 5850
Wire Wire Line Wire Wire Line
@ -98,14 +100,6 @@ Wire Wire Line
8050 5750 6700 5750 8050 5750 6700 5750
Wire Wire Line Wire Wire Line
6700 5750 6700 3600 6700 5750 6700 3600
Wire Wire Line
5100 5350 5100 4550
Wire Wire Line
8050 5250 7050 5250
Wire Wire Line
7050 5250 7050 2700
Wire Wire Line
7050 2700 6500 2700
Wire Wire Line Wire Wire Line
2850 1750 2850 1550 2850 1750 2850 1550
Wire Wire Line Wire Wire Line
@ -118,6 +112,13 @@ Wire Wire Line
2400 4950 4500 4950 2400 4950 4500 4950
Wire Wire Line Wire Wire Line
4500 4950 4500 4550 4500 4950 4500 4550
Wire Wire Line
8050 5250 5100 5250
Wire Wire Line
5100 5250 5100 4550
Text Label 7550 5350 0 60 ~ 0
nSS
NoConn ~ 6500 2700
$Comp $Comp
L CONN_1 P4 L CONN_1 P4
U 1 1 4D47292F U 1 1 4D47292F
@ -177,8 +178,6 @@ F 2 "0603" H 3250 1550 60 0001 C CNN
1 3250 1550 1 3250 1550
-1 0 0 -1 -1 0 0 -1
$EndComp $EndComp
Text Label 7550 5250 0 60 ~ 0
INT
Text Label 7550 5550 0 60 ~ 0 Text Label 7550 5550 0 60 ~ 0
CLK CLK
Text Label 7550 5150 0 60 ~ 0 Text Label 7550 5150 0 60 ~ 0
@ -187,7 +186,7 @@ Text Label 7550 5750 0 60 ~ 0
SCK SCK
Text Label 7550 5850 0 60 ~ 0 Text Label 7550 5850 0 60 ~ 0
MISO MISO
Text Label 7550 5350 0 60 ~ 0 Text Label 7550 5250 0 60 ~ 0
MOSI MOSI
Text Label 5000 850 0 60 ~ 0 Text Label 5000 850 0 60 ~ 0
nRESET nRESET
@ -252,7 +251,6 @@ F 1 "GND" H 7250 5980 30 0001 C CNN
1 7250 6050 1 7250 6050
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
NoConn ~ 4950 4550
NoConn ~ 4800 4550 NoConn ~ 4800 4550
NoConn ~ 4650 4550 NoConn ~ 4650 4550
NoConn ~ 3100 2850 NoConn ~ 3100 2850