mirror of
git://projects.qi-hardware.com/ben-wpan.git
synced 2024-11-05 06:37:29 +02:00
104 lines
1.8 KiB
C
104 lines
1.8 KiB
C
/*
|
|
* fw/board.c - Board-specific functions
|
|
*
|
|
* Written 2011 by Werner Almesberger
|
|
* Copyright 2011 Werner Almesberger
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <avr/io.h>
|
|
#include <avr/interrupt.h>
|
|
|
|
#define F_CPU 8000000UL
|
|
#include <util/delay.h>
|
|
|
|
#include "at86rf230.h"
|
|
#include "board.h"
|
|
#include "spi.h"
|
|
|
|
|
|
static void set_clkm(void)
|
|
{
|
|
/* switch CLKM to 8 MHz */
|
|
|
|
/*
|
|
* @@@ Note: Atmel advise against changing the external clock in
|
|
* mid-flight. We should therefore switch to the RC clock first, then
|
|
* crank up the external clock, and finally switch back to the external
|
|
* clock. The clock switching procedure is described in the ATmega32U2
|
|
* data sheet in secton 8.2.2.
|
|
*/
|
|
|
|
spi_begin();
|
|
spi_send(AT86RF230_REG_WRITE | REG_TRX_CTRL_0);
|
|
spi_send(CLKM_CTRL_8MHz);
|
|
spi_end();
|
|
}
|
|
|
|
|
|
void reset_rf(void)
|
|
{
|
|
/* AT86RF231 data sheet, 12.4.13, reset pulse width: 625 ns (min) */
|
|
|
|
CLR(nRST_RF);
|
|
_delay_us(1);
|
|
SET(nRST_RF);
|
|
|
|
/* 12.4.14: SPI access latency after reset: 625 ns (min) */
|
|
|
|
_delay_us(1);
|
|
|
|
/* we must restore TRX_CTRL_0 after each reset (9.6.4) */
|
|
|
|
set_clkm();
|
|
}
|
|
|
|
|
|
uint8_t read_irq(void)
|
|
{
|
|
return PIN(IRQ_RF);
|
|
}
|
|
|
|
|
|
void led(int on)
|
|
{
|
|
if (on)
|
|
SET(LED);
|
|
else
|
|
CLR(LED);
|
|
}
|
|
|
|
|
|
void panic(void)
|
|
{
|
|
cli();
|
|
while (1) {
|
|
SET(LED);
|
|
_delay_ms(100);
|
|
CLR(LED);
|
|
_delay_ms(100);
|
|
}
|
|
}
|
|
|
|
|
|
void board_init(void)
|
|
{
|
|
/* We start with a 1 MHz/8 clock. Disable the prescaler. */
|
|
|
|
CLKPR = 1 << CLKPCE;
|
|
CLKPR = 0;
|
|
|
|
/* set up all the outputs; default port value is 0 */
|
|
|
|
OUT(LED);
|
|
OUT(nRST_RF); /* resets the transceiver */
|
|
OUT(SLP_TR);
|
|
}
|