Adding iverilog simulation support

Browse Source

...

This commit is contained in:

Carlos Camargo

2010-05-12 09:36:30 -05:00

parent 23184f39dd

commit 079d8042f6

15 changed files with 72 additions and 30 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

Examples/sram/logic/simulation/work/sram_bus/_primary.dat

Binary file not shown.

BIN

Examples/sram/logic/simulation/work/sram_bus/verilog.asm

Binary file not shown.