mirror of
git://projects.qi-hardware.com/nn-usb-fpga.git
synced 2025-04-21 12:27:27 +03:00
Adding lm32 demo to SAKC project
This commit is contained in:
45
lm32/logic/sakc/system_conf.v
Normal file
45
lm32/logic/sakc/system_conf.v
Normal file
@@ -0,0 +1,45 @@
|
||||
//---------------------------------------------------------------------------
|
||||
//
|
||||
// This file is used by ../rtl/lm32/* to configure CPU parameter
|
||||
//
|
||||
//---------------------------------------------------------------------------
|
||||
`ifndef SYSTEM_CONF
|
||||
`define SYSTEM_CONF
|
||||
`define INCLUDE_LM32
|
||||
|
||||
//`timescale 1ns / 100 ps
|
||||
|
||||
`define CFG_EBA_RESET 32'h0
|
||||
`define CFG_DEBA_RESET 32'h0
|
||||
|
||||
`define CFG_PL_MULTIPLY_ENABLED
|
||||
`define CFG_PL_BARREL_SHIFT_ENABLED
|
||||
`define CFG_SIGN_EXTEND_ENABLED
|
||||
`define CFG_MC_DIVIDE_ENABLED
|
||||
|
||||
// Instruction Cache
|
||||
// [0x00000000,0x80000000) cachable
|
||||
// [0x80000000,0xffffffff] non-cachabel
|
||||
`define CFG_ICACHE_ENABLED
|
||||
`define CFG_ICACHE_ASSOCIATIVITY 1
|
||||
`define CFG_ICACHE_SETS 512
|
||||
`define CFG_ICACHE_BYTES_PER_LINE 16
|
||||
`define CFG_ICACHE_BASE_ADDRESS 32'h0
|
||||
`define CFG_ICACHE_LIMIT 32'h7fffffff
|
||||
|
||||
// Data Cache
|
||||
// [0x00000000,0x80000000) cachable
|
||||
// [0x80000000,0xffffffff] non-cachabel
|
||||
// `define CFG_DCACHE_ENABLED
|
||||
`define CFG_DCACHE_ASSOCIATIVITY 1
|
||||
`define CFG_DCACHE_SETS 512
|
||||
`define CFG_DCACHE_BYTES_PER_LINE 16
|
||||
`define CFG_DCACHE_BASE_ADDRESS 32'h0
|
||||
`define CFG_DCACHE_LIMIT 32'h7fffffff
|
||||
|
||||
// `define CFG_DEBUG_ENABLED
|
||||
// `define CFG_ROM_DEBUG_ENABLED
|
||||
// `define CFG_BREAKPOINTS 32'h1
|
||||
// `define CFG_WATCHPOINTS 32'h1
|
||||
|
||||
`endif // SYSTEM_CONF
|
||||
Reference in New Issue
Block a user