Adding post route simulation to FPGA examples

Browse Source

...

This commit is contained in:

Carlos Camargo

2010-05-10 14:56:51 -05:00

parent 5938d6531c

commit 717c35e238

23 changed files with 404 additions and 15 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

Examples/sram/logic/simulation/work/sram_bus/verilog.asm Normal file

Binary file not shown.