1
0
mirror of git://projects.qi-hardware.com/nn-usb-fpga.git synced 2025-04-21 12:27:27 +03:00

Adding Hello World Example Runing from Internal SRAM and NAND

This commit is contained in:
Carlos Camargo
2010-03-25 09:46:50 -05:00
parent 710061371d
commit f692458b69
23 changed files with 10594 additions and 0 deletions

View File

@@ -0,0 +1,53 @@
/*
* Copyright (c) 2009, yajin <yajin@vm-kernel.org>
* Copyright (c) 2005-2008 Ingenic Semiconductor Inc.
*
*/
#ifndef __BOARD_H__
#define __BOARD_H__
/*
* Define the parameter of your PMP information here.
*
* ONDA 747: SDRAM:HY57V641620F
* EXTAL OSC: Great 12M
*/
/*
* Frequency of the external OSC in Hz.
*/
#define CFG_EXTAL 12000000
/*
* CPU speed.
*/
#define CFG_CPU_SPEED 336000000
/*
* Serial console.
*/
#define CFG_UART_BASE UART0_BASE
#define CONFIG_BAUDRATE 57600
/*
* SDRAM info.
*/
// SDRAM paramters
#define CFG_SDRAM_BW16 0 /* Data bus width: 0-32bit, 1-16bit */
#define CFG_SDRAM_BANK4 1 /* Banks each chip: 0-2bank, 1-4bank */
#define CFG_SDRAM_ROW 12 /* Row address: 11 to 13 */
#define CFG_SDRAM_COL 8 /* Column address: 8 to 12 */
#define CFG_SDRAM_CASL 2 /* CAS latency: 2 or 3 */
// SDRAM Timings, unit: ns
#define CFG_SDRAM_TRAS 45 /* RAS# Active Time */
#define CFG_SDRAM_RCD 20 /* RAS# to CAS# Delay */
#define CFG_SDRAM_TPC 20 /* RAS# Precharge Time */
#define CFG_SDRAM_TRWL 7 /* Write Latency Time */
#define CFG_SDRAM_TREF 7812 /* Refresh period: 8192 refresh cycles/64ms */
#endif

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,17 @@
/*
* Copyright (c) 2009, yajin <yajin@vm-kernel.org>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*/
#ifndef __TYPES_H__
#define __TYPES_H__
#define u32 unsigned int
#define u16 unsigned short
#define u8 unsigned char
#endif /* __TYPES_H__ */