mirror of
git://projects.qi-hardware.com/nn-usb-fpga.git
synced 2025-01-06 04:20:14 +02:00
a7c692d3f0
Adding FPGA sram hdl code and user space code Fixing some errors: LCD's pinout connector is swapped FPGA TDI SIGNAL must be routed to another pin (C14), right now is DQMH Remove R11 Check JZ4725 symbol's component (PORTD is wrong) Adding PB2 and PB3 wiring ADC's vref to external connector Adding power LED Adding CPU Led
70 lines
2.3 KiB
C
70 lines
2.3 KiB
C
/*
|
|
* JZ47xx GPIO lines
|
|
*
|
|
* Written 2010 by Andres Calderon andres.calderon@emqbit.com
|
|
*/
|
|
|
|
#ifndef __jz47xx_gpio_h__
|
|
#define __jz47xx_gpio_h__
|
|
|
|
#define JZ_GPIO_PORT_A 0
|
|
#define JZ_GPIO_PORT_B 1
|
|
#define JZ_GPIO_PORT_C 2
|
|
#define JZ_GPIO_PORT_D 3
|
|
|
|
typedef volatile unsigned int JZ_REG; /* Hardware register definition */
|
|
|
|
typedef struct _JZ_PIO
|
|
{
|
|
JZ_REG PXPIN; /* PIN Level Register */
|
|
JZ_REG Reserved0;
|
|
JZ_REG Reserved1;
|
|
JZ_REG Reserved2;
|
|
JZ_REG PXDAT; /* Port Data Register */
|
|
JZ_REG PXDATS; /* Port Data Set Register */
|
|
JZ_REG PXDATC; /* Port Data Clear Register */
|
|
JZ_REG Reserved3;
|
|
JZ_REG PXIM; /* Interrupt Mask Register */
|
|
JZ_REG PXIMS; /* Interrupt Mask Set Reg */
|
|
JZ_REG PXIMC; /* Interrupt Mask Clear Reg */
|
|
JZ_REG Reserved4;
|
|
JZ_REG PXPE; /* Pull Enable Register */
|
|
JZ_REG PXPES; /* Pull Enable Set Reg. */
|
|
JZ_REG PXPEC; /* Pull Enable Clear Reg. */
|
|
JZ_REG Reserved5;
|
|
JZ_REG PXFUN; /* Function Register */
|
|
JZ_REG PXFUNS; /* Function Set Register */
|
|
JZ_REG PXFUNC; /* Function Clear Register */
|
|
JZ_REG Reserved6;
|
|
JZ_REG PXSEL; /* Select Register */
|
|
JZ_REG PXSELS; /* Select Set Register */
|
|
JZ_REG PXSELC; /* Select Clear Register */
|
|
JZ_REG Reserved7;
|
|
JZ_REG PXDIR; /* Direction Register */
|
|
JZ_REG PXDIRS; /* Direction Set Register */
|
|
JZ_REG PXDIRC; /* Direction Clear Register */
|
|
JZ_REG Reserved8;
|
|
JZ_REG PXTRG; /* Trigger Register */
|
|
JZ_REG PXTRGS; /* Trigger Set Register */
|
|
JZ_REG PXTRGC; /* Trigger Set Register */
|
|
JZ_REG Reserved9;
|
|
JZ_REG PXFLG; /* Port Flag Register */
|
|
JZ_REG PXFLGC; /* Port Flag clear Register */
|
|
} JZ_PIO, *PJZ_PIO;
|
|
|
|
void jz_gpio_as_output (int port, unsigned int o);
|
|
|
|
void jz_gpio_as_input (int port, unsigned int o);
|
|
|
|
void jz_gpio_set_pin (int port, unsigned int o);
|
|
|
|
void jz_gpio_clear_pin (int port, unsigned int o);
|
|
|
|
void jz_gpio_out (int port, unsigned int o, unsigned int val);
|
|
|
|
unsigned int jz_gpio_get_pin (int port, unsigned int o);
|
|
|
|
JZ_PIO * jz_gpio_map ();
|
|
|
|
#endif
|