2012-03-25 11:50:56 +03:00
|
|
|
--- a/drivers/net/wireless/ath/ath5k/pci.c
|
|
|
|
+++ b/drivers/net/wireless/ath/ath5k/pci.c
|
2012-05-30 04:01:06 +03:00
|
|
|
@@ -23,6 +23,7 @@
|
2012-03-25 11:50:56 +03:00
|
|
|
#include <linux/pci-aspm.h>
|
|
|
|
#include <linux/etherdevice.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
+#include <linux/ath5k_platform.h>
|
|
|
|
#include "../ath.h"
|
|
|
|
#include "ath5k.h"
|
|
|
|
#include "debug.h"
|
2012-05-30 04:01:06 +03:00
|
|
|
@@ -74,7 +75,7 @@ static void ath5k_pci_read_cachesize(str
|
2012-03-25 11:50:56 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
- * Read from eeprom
|
|
|
|
+ * Read from eeprom or platform_data
|
|
|
|
*/
|
|
|
|
static bool
|
|
|
|
ath5k_pci_eeprom_read(struct ath_common *common, u32 offset, u16 *data)
|
2012-09-28 21:28:54 +03:00
|
|
|
@@ -82,6 +83,19 @@ ath5k_pci_eeprom_read(struct ath_common
|
2012-03-25 11:50:56 +03:00
|
|
|
struct ath5k_hw *ah = (struct ath5k_hw *) common->ah;
|
|
|
|
u32 status, timeout;
|
|
|
|
|
|
|
|
+ struct ath5k_platform_data *pdata = NULL;
|
|
|
|
+
|
|
|
|
+ if (ah->pdev)
|
|
|
|
+ pdata = ah->pdev->dev.platform_data;
|
|
|
|
+
|
|
|
|
+ if (pdata && pdata->eeprom_data && pdata->eeprom_data[61] == AR5K_EEPROM_MAGIC_VALUE) {
|
|
|
|
+ if (offset >= ATH5K_PLAT_EEP_MAX_WORDS)
|
|
|
|
+ return false;
|
|
|
|
+
|
|
|
|
+ *data = pdata->eeprom_data[offset];
|
|
|
|
+ return true;
|
|
|
|
+ }
|
|
|
|
+
|
|
|
|
/*
|
|
|
|
* Initialize EEPROM access
|
|
|
|
*/
|
2012-05-30 04:01:06 +03:00
|
|
|
@@ -125,6 +139,16 @@ static int ath5k_pci_eeprom_read_mac(str
|
2012-03-25 11:50:56 +03:00
|
|
|
u16 data;
|
|
|
|
int octet;
|
|
|
|
|
|
|
|
+ struct ath5k_platform_data *pdata = NULL;
|
|
|
|
+
|
|
|
|
+ if (ah->pdev)
|
|
|
|
+ pdata = ah->pdev->dev.platform_data;
|
|
|
|
+
|
|
|
|
+ if (pdata && pdata->macaddr) {
|
|
|
|
+ memcpy(mac, pdata->macaddr, ETH_ALEN);
|
|
|
|
+ return 0;
|
|
|
|
+ }
|
|
|
|
+
|
|
|
|
AR5K_EEPROM_READ(0x20, data);
|
|
|
|
|
|
|
|
for (offset = 0x1f, octet = 0, total = 0; offset >= 0x1d; offset--) {
|