2009-01-09 14:38:08 +02:00
|
|
|
From d1550cd72b9bddd43a355229aaa330b54c28d92e Mon Sep 17 00:00:00 2001
|
2009-01-03 15:48:27 +02:00
|
|
|
From: Gabor Juhos <juhosg@openwrt.org>
|
2009-01-07 20:17:27 +02:00
|
|
|
Date: Mon, 5 Jan 2009 11:13:04 +0100
|
2009-01-09 14:38:08 +02:00
|
|
|
Subject: [PATCH v2 09/11] ath9k: fix ar5416Addac_9100 values
|
2009-01-03 15:48:27 +02:00
|
|
|
|
|
|
|
Writing the register at offset 0x98c4 causes a deadlock on the AR913x
|
2009-01-07 20:17:27 +02:00
|
|
|
SoCs. Although i don't have detailed knowledge about these registers,
|
|
|
|
but if i change the register offset according to the 'ar5416Addac' table,
|
|
|
|
it works. Additionally there is no reference to the 0x98c4 elsewhere.
|
2009-01-03 15:48:27 +02:00
|
|
|
|
|
|
|
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
|
|
|
|
Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
|
|
|
|
---
|
|
|
|
drivers/net/wireless/ath9k/initvals.h | 2 +-
|
|
|
|
1 files changed, 1 insertions(+), 1 deletions(-)
|
|
|
|
|
|
|
|
--- a/drivers/net/wireless/ath9k/initvals.h
|
|
|
|
+++ b/drivers/net/wireless/ath9k/initvals.h
|
2009-01-07 20:17:27 +02:00
|
|
|
@@ -658,7 +658,7 @@ static const u32 ar5416Addac_9100[][2] =
|
2009-01-03 15:48:27 +02:00
|
|
|
{0x0000989c, 0x00000000 },
|
|
|
|
{0x0000989c, 0x00000000 },
|
|
|
|
{0x0000989c, 0x00000000 },
|
|
|
|
- {0x000098c4, 0x00000000 },
|
|
|
|
+ {0x000098cc, 0x00000000 },
|
|
|
|
};
|
|
|
|
|
2009-01-07 20:17:27 +02:00
|
|
|
static const u32 ar5416Modes[][6] = {
|