1
0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-08 13:54:59 +02:00
openwrt-xburst/target/linux/danube/files/drivers/char/danube_gpio.c

880 lines
20 KiB
C
Raw Normal View History

/*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
*
* Copyright (C) 2005 infineon
* Copyright (C) 2007 John Crispin <blogic@openwrt.org>
*
*/
#include <linux/module.h>
#include <linux/types.h>
#include <linux/errno.h>
#include <linux/proc_fs.h>
#include <linux/init.h>
#include <linux/ioctl.h>
#include <asm/semaphore.h>
#include <asm/uaccess.h>
#include <asm/danube/danube.h>
#include <asm/danube/danube_ioctl.h>
#define DANUBE_PORT_OUT_REG 0x00000010
#define DANUBE_PORT_IN_REG 0x00000014
#define DANUBE_PORT_DIR_REG 0x00000018
#define DANUBE_PORT_ALTSEL0_REG 0x0000001C
#define DANUBE_PORT_ALTSEL1_REG 0x00000020
#define DANUBE_PORT_OD_REG 0x00000024
#define DANUBE_PORT_STOFF_REG 0x00000028
#define DANUBE_PORT_PUDSEL_REG 0x0000002C
#define DANUBE_PORT_PUDEN_REG 0x00000030
#define PORT_MODULE_ID 0xff
#define PORT_WRITE_REG(reg, value) \
*((volatile u32*)(reg)) = (u32)value;
#define PORT_READ_REG(reg, value) \
value = (u32)*((volatile u32*)(reg));
#define PORT_IOC_CALL(ret,port,pin,func) \
ret=danube_port_reserve_pin(port,pin,PORT_MODULE_ID); \
if (ret == 0) ret=func(port,pin,PORT_MODULE_ID); \
if (ret == 0) ret=danube_port_free_pin(port,pin,PORT_MODULE_ID);
#define MAX_PORTS 2 // Number of ports in system
#define PINS_PER_PORT 16 // Number of available pins per port
static int port_major = 0;
static int danube_port_pin_usage[MAX_PORTS][PINS_PER_PORT]; // Map for pin usage
static u32 danube_port_bases[MAX_PORTS]
= { DANUBE_GPIO,
DANUBE_GPIO + 0x00000030
}; // Base addresses for ports
static struct semaphore port_sem;
int
danube_port_reserve_pin (int port, int pin, int module_id)
{
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] == 0) {
danube_port_pin_usage[port][pin] = module_id;
}
else {
return -EBUSY;
}
return 0;
}
int
danube_port_free_pin (int port, int pin, int module_id)
{
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
danube_port_pin_usage[port][pin] = 0;
return 0;
}
int
danube_port_set_open_drain (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_OD_REG, reg);
reg |= (1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_OD_REG, reg);
return 0;
}
int
danube_port_clear_open_drain (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_OD_REG, reg);
reg &= ~(1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_OD_REG, reg);
return 0;
}
int
danube_port_set_pudsel (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_PUDSEL_REG, reg);
reg |= (1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_PUDSEL_REG,
reg);
return 0;
}
int
danube_port_clear_pudsel (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_PUDSEL_REG, reg);
reg &= ~(1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_PUDSEL_REG,
reg);
return 0;
}
int
danube_port_set_puden (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_PUDEN_REG, reg);
reg |= (1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_PUDEN_REG, reg);
return 0;
}
int
danube_port_clear_puden (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_PUDEN_REG, reg);
reg &= ~(1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_PUDEN_REG, reg);
return 0;
}
int
danube_port_set_stoff (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_STOFF_REG, reg);
reg |= (1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_STOFF_REG, reg);
return 0;
}
int
danube_port_clear_stoff (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_STOFF_REG, reg);
reg &= ~(1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_STOFF_REG, reg);
return 0;
}
int
danube_port_set_dir_out (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_DIR_REG, reg);
reg |= (1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_DIR_REG, reg);
return 0;
}
int
danube_port_set_dir_in (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_DIR_REG, reg);
reg &= ~(1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_DIR_REG, reg);
return 0;
}
int
danube_port_set_output (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_OUT_REG, reg);
reg |= (1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_OUT_REG, reg);
return 0;
}
int
danube_port_clear_output (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_OUT_REG, reg);
reg &= ~(1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_OUT_REG, reg);
return 0;
}
int
danube_port_get_input (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_IN_REG, reg);
reg &= (1 << pin);
if (reg == 0x00)
return 0;
else
return 1;
}
int
danube_port_set_altsel0 (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_ALTSEL0_REG,
reg);
reg |= (1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_ALTSEL0_REG,
reg);
return 0;
}
int
danube_port_clear_altsel0 (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_ALTSEL0_REG,
reg);
reg &= ~(1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_ALTSEL0_REG,
reg);
return 0;
}
int
danube_port_set_altsel1 (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_ALTSEL1_REG,
reg);
reg |= (1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_ALTSEL1_REG,
reg);
return 0;
}
int
danube_port_clear_altsel1 (int port, int pin, int module_id)
{
u32 reg;
if (port < 0 || pin < 0)
return -EINVAL;
if (port > MAX_PORTS || pin > PINS_PER_PORT)
return -EINVAL;
if (danube_port_pin_usage[port][pin] != module_id)
return -EBUSY;
PORT_READ_REG (danube_port_bases[port] + DANUBE_PORT_ALTSEL1_REG,
reg);
reg &= ~(1 << pin);
PORT_WRITE_REG (danube_port_bases[port] + DANUBE_PORT_ALTSEL1_REG,
reg);
return 0;
}
int
danube_port_read_procmem (char *buf, char **start, off_t offset, int count,
int *eof, void *data)
{
long len = 0;
int t = 0;
u32 bit = 0;
u32 reg = 0;
len = sprintf (buf, "\nDanube Port Settings\n");
len = len + sprintf (buf + len,
" 3 2 1 0\n");
len = len + sprintf (buf + len,
" 10987654321098765432109876543210\n");
len = len + sprintf (buf + len,
"----------------------------------------\n");
len = len + sprintf (buf + len, "\nP0-OUT: ");
PORT_READ_REG (DANUBE_GPIO_P0_OUT, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1-OUT: ");
PORT_READ_REG (DANUBE_GPIO_P1_OUT, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP0-IN: ");
PORT_READ_REG (DANUBE_GPIO_P0_IN, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1-IN: ");
PORT_READ_REG (DANUBE_GPIO_P1_IN, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP0-DIR: ");
PORT_READ_REG (DANUBE_GPIO_P0_DIR, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1-DIR: ");
PORT_READ_REG (DANUBE_GPIO_P1_DIR, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP0-STO: ");
PORT_READ_REG (DANUBE_GPIO_P0_STOFF, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1-STO: ");
PORT_READ_REG (DANUBE_GPIO_P1_STOFF, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP0-PUDE:");
PORT_READ_REG (DANUBE_GPIO_P0_PUDEN, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1-PUDE:");
PORT_READ_REG (DANUBE_GPIO_P1_PUDEN, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP0-OD: ");
PORT_READ_REG (DANUBE_GPIO_P0_OD, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1-OD: ");
PORT_READ_REG (DANUBE_GPIO_P1_OD, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP0-PUDS:");
PORT_READ_REG (DANUBE_GPIO_P0_PUDSEL, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1-PUDS:");
PORT_READ_REG (DANUBE_GPIO_P1_PUDSEL, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP0_ALT0:");
PORT_READ_REG (DANUBE_GPIO_P0_ALTSEL0, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP0_ALT1:");
PORT_READ_REG (DANUBE_GPIO_P0_ALTSEL1, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1_ALT0:");
PORT_READ_REG (DANUBE_GPIO_P1_ALTSEL0, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\nP1_ALT1:");
PORT_READ_REG (DANUBE_GPIO_P1_ALTSEL1, reg);
bit = 0x80000000;
for (t = 0; t < 32; t++) {
if ((reg & bit) > 0)
len = len + sprintf (buf + len, "X");
else
len = len + sprintf (buf + len, " ");
bit = bit >> 1;
}
len = len + sprintf (buf + len, "\n\n");
*eof = 1; // No more data available
return len;
}
static int
danube_port_open (struct inode *inode, struct file *filep)
{
return 0;
}
static int
danube_port_release (struct inode *inode, struct file *filelp)
{
return 0;
}
static int
danube_port_ioctl (struct inode *inode, struct file *filp,
unsigned int cmd, unsigned long arg)
{
int ret = 0;
volatile struct danube_port_ioctl_parm parm;
if (_IOC_TYPE (cmd) != DANUBE_PORT_IOC_MAGIC)
return -EINVAL;
if (_IOC_DIR (cmd) & _IOC_WRITE) {
if (!access_ok
(VERIFY_READ, arg,
sizeof (struct danube_port_ioctl_parm)))
return -EFAULT;
ret = copy_from_user ((void *) &parm, (void *) arg,
sizeof (struct danube_port_ioctl_parm));
}
if (_IOC_DIR (cmd) & _IOC_READ) {
if (!access_ok
(VERIFY_WRITE, arg,
sizeof (struct danube_port_ioctl_parm)))
return -EFAULT;
}
if (down_trylock (&port_sem) != 0)
return -EBUSY;
switch (cmd) {
case DANUBE_PORT_IOCOD:
if (parm.value == 0x00) {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_clear_open_drain);
}
else {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_open_drain);
}
break;
case DANUBE_PORT_IOCPUDSEL:
if (parm.value == 0x00) {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_clear_pudsel);
}
else {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_pudsel);
}
break;
case DANUBE_PORT_IOCPUDEN:
if (parm.value == 0x00) {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_clear_puden);
}
else {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_puden);
}
break;
case DANUBE_PORT_IOCSTOFF:
if (parm.value == 0x00) {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_clear_stoff);
}
else {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_stoff);
}
break;
case DANUBE_PORT_IOCDIR:
if (parm.value == 0x00) {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_dir_in);
}
else {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_dir_out);
}
break;
case DANUBE_PORT_IOCOUTPUT:
if (parm.value == 0x00) {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_clear_output);
}
else {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_output);
}
break;
case DANUBE_PORT_IOCALTSEL0:
if (parm.value == 0x00) {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_clear_altsel0);
}
else {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_altsel0);
}
break;
case DANUBE_PORT_IOCALTSEL1:
if (parm.value == 0x00) {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_clear_altsel1);
}
else {
PORT_IOC_CALL (ret, parm.port, parm.pin,
danube_port_set_altsel1);
}
break;
case DANUBE_PORT_IOCINPUT:
ret = danube_port_reserve_pin (parm.port, parm.pin,
PORT_MODULE_ID);
if (ret == 0)
parm.value =
danube_port_get_input (parm.port, parm.pin,
PORT_MODULE_ID);
ret = danube_port_free_pin (parm.port, parm.pin,
PORT_MODULE_ID);
copy_to_user ((void *) arg, (void *) &parm,
sizeof (struct danube_port_ioctl_parm));
break;
default:
ret = -EINVAL;
}
up (&port_sem);
return ret;
}
static struct file_operations port_fops = {
open:danube_port_open,
release:danube_port_release,
ioctl:danube_port_ioctl
};
int __init
danube_port_init (void)
{
int t = 0;
int i = 0;
int err = 0;
u32 pins = 0;
printk ("Danube Port Initialization\n");
sema_init (&port_sem, 1);
/* Check ports for available pins */
for (t = 0; t < MAX_PORTS; t++) {
for (i = 0; i < PINS_PER_PORT; i++)
danube_port_pin_usage[t][i] = 0;
}
/* register port device */
err = register_chrdev (0, "danube-port", &port_fops);
if (err > 0)
port_major = err;
else {
printk ("danube-port: Error! Could not register port device. #%d\n", err);
return err;
}
/* Create proc file */
create_proc_read_entry ("driver/danube_port", 0, NULL,
danube_port_read_procmem, NULL);
return 0;
}
module_init (danube_port_init);
EXPORT_SYMBOL (danube_port_reserve_pin);
EXPORT_SYMBOL (danube_port_free_pin);
EXPORT_SYMBOL (danube_port_set_open_drain);
EXPORT_SYMBOL (danube_port_clear_open_drain);
EXPORT_SYMBOL (danube_port_set_pudsel);
EXPORT_SYMBOL (danube_port_clear_pudsel);
EXPORT_SYMBOL (danube_port_set_puden);
EXPORT_SYMBOL (danube_port_clear_puden);
EXPORT_SYMBOL (danube_port_set_stoff);
EXPORT_SYMBOL (danube_port_clear_stoff);
EXPORT_SYMBOL (danube_port_set_dir_out);
EXPORT_SYMBOL (danube_port_set_dir_in);
EXPORT_SYMBOL (danube_port_set_output);
EXPORT_SYMBOL (danube_port_clear_output);
EXPORT_SYMBOL (danube_port_get_input);
EXPORT_SYMBOL (danube_port_set_altsel0);
EXPORT_SYMBOL (danube_port_clear_altsel0);
EXPORT_SYMBOL (danube_port_set_altsel1);
EXPORT_SYMBOL (danube_port_clear_altsel1);