mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-12-21 04:39:54 +02:00
115 lines
4.4 KiB
C
115 lines
4.4 KiB
C
|
/*
|
||
|
|
* include/asm-m68k/cfcache.h - Coldfire Cache Controller
|
||
|
|
*
|
||
|
|
* Kurt Mahan kmahan@freescale.com
|
||
|
|
*
|
||
|
|
* Copyright Freescale Semiconductor, Inc. 2007
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of the GNU General Public License as published by the
|
||
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
||
|
|
* option) any later version.
|
||
|
|
*/
|
||
|
|
#ifndef CF_CFCACHE_H
|
||
|
|
#define CF_CFCACHE_H
|
||
|
|
|
||
|
|
/*
|
||
|
|
* CACR Cache Control Register
|
||
|
|
*/
|
||
|
|
#define CF_CACR_DEC (0x80000000) /* Data Cache Enable */
|
||
|
|
#define CF_CACR_DW (0x40000000) /* Data default Write-protect */
|
||
|
|
#define CF_CACR_DESB (0x20000000) /* Data Enable Store Buffer */
|
||
|
|
#define CF_CACR_DPI (0x10000000) /* Data Disable CPUSHL Invalidate */
|
||
|
|
#define CF_CACR_DHLCK (0x08000000) /* 1/2 Data Cache Lock Mode */
|
||
|
|
#define CF_CACR_DDCM_00 (0x00000000) /* Cacheable writethrough imprecise */
|
||
|
|
#define CF_CACR_DDCM_01 (0x02000000) /* Cacheable copyback */
|
||
|
|
#define CF_CACR_DDCM_10 (0x04000000) /* Noncacheable precise */
|
||
|
|
#define CF_CACR_DDCM_11 (0x06000000) /* Noncacheable imprecise */
|
||
|
|
#define CF_CACR_DCINVA (0x01000000) /* Data Cache Invalidate All */
|
||
|
|
#define CF_CACR_DDSP (0x00800000) /* Data default supervisor-protect */
|
||
|
|
#define CF_CACR_IVO (0x00100000) /* Invalidate only */
|
||
|
|
#define CF_CACR_BEC (0x00080000) /* Branch Cache Enable */
|
||
|
|
#define CF_CACR_BCINVA (0x00040000) /* Branch Cache Invalidate All */
|
||
|
|
#define CF_CACR_IEC (0x00008000) /* Instruction Cache Enable */
|
||
|
|
#define CF_CACR_SPA (0x00004000) /* Search by Physical Address */
|
||
|
|
#define CF_CACR_DNFB (0x00002000) /* Default cache-inhibited fill buf */
|
||
|
|
#define CF_CACR_IDPI (0x00001000) /* Instr Disable CPUSHL Invalidate */
|
||
|
|
#define CF_CACR_IHLCK (0x00000800) /* 1/2 Instruction Cache Lock Mode */
|
||
|
|
#define CF_CACR_IDCM (0x00000400) /* Noncacheable Instr default mode */
|
||
|
|
#define CF_CACR_ICINVA (0x00000100) /* Instr Cache Invalidate All */
|
||
|
|
#define CF_CACR_IDSP (0x00000080) /* Ins default supervisor-protect */
|
||
|
|
#define CF_CACR_EUSP (0x00000020) /* Switch stacks in user mode */
|
||
|
|
|
||
|
|
#ifdef CONFIG_M5445X
|
||
|
|
/*
|
||
|
|
* M5445x Cache Configuration
|
||
|
|
* - cache line size is 16 bytes
|
||
|
|
* - cache is 4-way set associative
|
||
|
|
* - each cache has 256 sets (64k / 16bytes / 4way)
|
||
|
|
* - I-Cache size is 16KB
|
||
|
|
* - D-Cache size is 16KB
|
||
|
|
*/
|
||
|
|
#define ICACHE_SIZE 0x4000 /* instruction - 16k */
|
||
|
|
#define DCACHE_SIZE 0x4000 /* data - 16k */
|
||
|
|
|
||
|
|
#define CACHE_LINE_SIZE 0x0010 /* 16 bytes */
|
||
|
|
#define CACHE_SETS 0x0100 /* 256 sets */
|
||
|
|
#define CACHE_WAYS 0x0004 /* 4 way */
|
||
|
|
|
||
|
|
#define CACHE_DISABLE_MODE (CF_CACR_DCINVA+ \
|
||
|
|
CF_CACR_BCINVA+ \
|
||
|
|
CF_CACR_ICINVA)
|
||
|
|
|
||
|
|
#ifndef CONFIG_M5445X_DISABLE_CACHE
|
||
|
|
#define CACHE_INITIAL_MODE (CF_CACR_DEC+ \
|
||
|
|
CF_CACR_BEC+ \
|
||
|
|
CF_CACR_IEC+ \
|
||
|
|
CF_CACR_DESB+ \
|
||
|
|
CF_CACR_EUSP)
|
||
|
|
#else
|
||
|
|
/* cache disabled for testing */
|
||
|
|
#define CACHE_INITIAL_MODE (CF_CACR_EUSP)
|
||
|
|
#endif /* CONFIG_M5445X_DISABLE_CACHE */
|
||
|
|
|
||
|
|
#elif defined(CONFIG_M547X_8X)
|
||
|
|
/*
|
||
|
|
* * M547x/M548x Cache Configuration
|
||
|
|
* * - cache line size is 16 bytes
|
||
|
|
* * - cache is 4-way set associative
|
||
|
|
* * - each cache has 512 sets (128k / 16bytes / 4way)
|
||
|
|
* * - I-Cache size is 32KB
|
||
|
|
* * - D-Cache size is 32KB
|
||
|
|
* */
|
||
|
|
#define ICACHE_SIZE 0x8000 /* instruction - 32k */
|
||
|
|
#define DCACHE_SIZE 0x8000 /* data - 32k */
|
||
|
|
|
||
|
|
#define CACHE_LINE_SIZE 0x0010 /* 16 bytes */
|
||
|
|
#define CACHE_SETS 0x0200 /* 512 sets */
|
||
|
|
#define CACHE_WAYS 0x0004 /* 4 way */
|
||
|
|
|
||
|
|
/* in for the old cpushl caching code */
|
||
|
|
#define _DCACHE_SET_MASK ((DCACHE_SIZE/64-1)<<CACHE_WAYS)
|
||
|
|
#define _ICACHE_SET_MASK ((ICACHE_SIZE/64-1)<<CACHE_WAYS)
|
||
|
|
#define LAST_DCACHE_ADDR _DCACHE_SET_MASK
|
||
|
|
#define LAST_ICACHE_ADDR _ICACHE_SET_MASK
|
||
|
|
|
||
|
|
#define CACHE_DISABLE_MODE (CF_CACR_DCINVA+ \
|
||
|
|
CF_CACR_BCINVA+ \
|
||
|
|
CF_CACR_ICINVA)
|
||
|
|
|
||
|
|
#define CACHE_INITIAL_MODE (CF_CACR_DEC+ \
|
||
|
|
CF_CACR_BEC+ \
|
||
|
|
CF_CACR_IEC+ \
|
||
|
|
CF_CACR_DESB+ \
|
||
|
|
CF_CACR_EUSP)
|
||
|
|
#endif /* CONFIG_M547X_8X */
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
|
||
|
|
extern unsigned long shadow_cacr;
|
||
|
|
extern void cacr_set(unsigned long x);
|
||
|
|
|
||
|
|
#endif /* !__ASSEMBLY__ */
|
||
|
|
|
||
|
|
#endif /* CF_CACHE_H */
|