mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-09 08:15:21 +02:00
31 lines
922 B
Diff
31 lines
922 B
Diff
|
From 9c1628b603ee9d2bb220be0400c5dc6950cf012b Mon Sep 17 00:00:00 2001
|
||
|
From: John Crispin <blogic@openwrt.org>
|
||
|
Date: Thu, 16 Aug 2012 08:09:21 +0000
|
||
|
Subject: [PATCH 4/9] MIPS: lantiq: dont register irq_chip for the irq cascade
|
||
|
|
||
|
We dont want to register the irq_chip for the MIPS IRQ cascade.
|
||
|
|
||
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
||
|
Patchwork: http://patchwork.linux-mips.org/patch/4230/
|
||
|
---
|
||
|
arch/mips/lantiq/irq.c | 3 +++
|
||
|
1 file changed, 3 insertions(+)
|
||
|
|
||
|
diff --git a/arch/mips/lantiq/irq.c b/arch/mips/lantiq/irq.c
|
||
|
index 0cec43d..87f15d6 100644
|
||
|
--- a/arch/mips/lantiq/irq.c
|
||
|
+++ b/arch/mips/lantiq/irq.c
|
||
|
@@ -297,6 +297,9 @@ static int icu_map(struct irq_domain *d, unsigned int irq, irq_hw_number_t hw)
|
||
|
struct irq_chip *chip = <q_irq_type;
|
||
|
int i;
|
||
|
|
||
|
+ if (hw < MIPS_CPU_IRQ_CASCADE)
|
||
|
+ return 0;
|
||
|
+
|
||
|
for (i = 0; i < exin_avail; i++)
|
||
|
if (hw == ltq_eiu_irq[i])
|
||
|
chip = <q_eiu_type;
|
||
|
--
|
||
|
1.7.10.4
|
||
|
|