1
0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-28 16:54:03 +02:00

[u-boot]remove-debug-option

Signed-off-by: Xiangfu Liu <xiangfu.z@gmail.com>
This commit is contained in:
Xiangfu Liu 2009-08-07 17:45:12 +08:00 committed by Xiangfu Liu
parent 348808bd12
commit 151864b4ee

View File

@ -30,10 +30,18 @@ index 16e8688..572d22b 100644
__gpio_set_pin(GPIO_AUDIO_POP); __gpio_set_pin(GPIO_AUDIO_POP);
diff --git a/include/configs/qi_lb60.h b/include/configs/qi_lb60.h diff --git a/include/configs/qi_lb60.h b/include/configs/qi_lb60.h
index edc40bf..1e13653 100644 index 68a2e87..1e13653 100644
--- a/include/configs/qi_lb60.h --- a/include/configs/qi_lb60.h
+++ b/include/configs/qi_lb60.h +++ b/include/configs/qi_lb60.h
@@ -22,16 +22,16 @@ @@ -13,7 +13,6 @@
#ifndef __CONFIG_H
#define __CONFIG_H
-#define DEBUG
#define CONFIG_MIPS32 1 /* MIPS32 CPU core */
#define CONFIG_JzRISC 1 /* JzRISC core */
#define CONFIG_JZSOC 1 /* Jz SoC */
@@ -23,16 +22,16 @@
#define CONFIG_DOS_PARTITION 1 #define CONFIG_DOS_PARTITION 1
#define CONFIG_PCMCIA_SLOT_A 1 #define CONFIG_PCMCIA_SLOT_A 1
@ -53,7 +61,7 @@ index edc40bf..1e13653 100644
#define CONFIG_SYS_MIPS_TIMER_FREQ CONFIG_CPU_SPEED #define CONFIG_SYS_MIPS_TIMER_FREQ CONFIG_CPU_SPEED
#define CONFIG_SYS_UART_BASE UART0_BASE /* Base of the UART channel */ #define CONFIG_SYS_UART_BASE UART0_BASE /* Base of the UART channel */
@@ -45,16 +45,15 @@ @@ -46,16 +45,15 @@
#define CONFIG_SYS_NO_FLASH 1 #define CONFIG_SYS_NO_FLASH 1
#define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAUL) #define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAUL)
@ -78,7 +86,7 @@ index edc40bf..1e13653 100644
/* allow to overwrite serial and ethaddr */ /* allow to overwrite serial and ethaddr */
#define CONFIG_ENV_OVERWRITE #define CONFIG_ENV_OVERWRITE
@@ -91,10 +90,10 @@ @@ -92,10 +90,10 @@
#define CONFIG_SYS_INIT_SP_OFFSET 0x400000 #define CONFIG_SYS_INIT_SP_OFFSET 0x400000
@ -91,7 +99,7 @@ index edc40bf..1e13653 100644
#define CONFIG_RX_ETH_BUFFER 16 /* use 16 rx buffers on jz47xx eth */ #define CONFIG_RX_ETH_BUFFER 16 /* use 16 rx buffers on jz47xx eth */
@@ -106,17 +105,22 @@ @@ -107,17 +105,22 @@
/* /*
* NAND FLASH configuration * NAND FLASH configuration
*/ */
@ -122,7 +130,7 @@ index edc40bf..1e13653 100644
#define CONFIG_SYS_ONENAND_BASE CONFIG_SYS_NAND_BASE #define CONFIG_SYS_ONENAND_BASE CONFIG_SYS_NAND_BASE
/* /*
@@ -149,25 +153,8 @@ @@ -150,25 +153,8 @@
/* environment starts here */ /* environment starts here */
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE) #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)