qi-hardware/openwrt-xburst
1
0
Fork 0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-24 01:01:52 +02:00
Code

ar71xx: set MII interface speed from the set_speed callbacks

Browse Source 
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@29013 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
juhosg 2011-11-13 11:26:59 +00:00
parent 7571fae3ab
commit 228681e328
3 changed files with 39 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
target/linux/ar71xx/files/arch/mips/ar71xx/devices.c
View File

@ -206,6 +206,36 @@ static void __init ar71xx_mii_ctrl_set_if(unsigned int reg,
iounmap(base); iounmap(base);
} }
static void ar71xx_mii_ctrl_set_speed(unsigned int reg, unsigned int speed)
{
void __iomem *base;
unsigned int mii_speed;
u32 t;
switch (speed) {
case SPEED_10:
mii_speed = MII_CTRL_SPEED_10;
break;
case SPEED_100:
mii_speed = MII_CTRL_SPEED_100;
break;
case SPEED_1000:
mii_speed = MII_CTRL_SPEED_1000;
break;
default:
BUG();
}
base = ioremap(AR71XX_MII_BASE, AR71XX_MII_SIZE);
t = __raw_readl(base + reg);
t &= ~(MII_CTRL_SPEED_MASK << MII_CTRL_SPEED_SHIFT);
t |= mii_speed << MII_CTRL_SPEED_SHIFT;
__raw_writel(t, base + reg);
iounmap(base);
}
void __init ar71xx_add_device_mdio(unsigned int id, u32 phy_mask) void __init ar71xx_add_device_mdio(unsigned int id, u32 phy_mask)
{ {
struct platform_device *mdio_dev; struct platform_device *mdio_dev;
@ -321,6 +351,7 @@ static void ar71xx_set_speed_ge0(int speed)
ar71xx_set_pll(AR71XX_PLL_REG_SEC_CONFIG, AR71XX_PLL_REG_ETH0_INT_CLOCK, ar71xx_set_pll(AR71XX_PLL_REG_SEC_CONFIG, AR71XX_PLL_REG_ETH0_INT_CLOCK,
val, AR71XX_ETH0_PLL_SHIFT); val, AR71XX_ETH0_PLL_SHIFT);
ar71xx_mii_ctrl_set_speed(MII_REG_MII0_CTRL, speed);
} }
static void ar71xx_set_speed_ge1(int speed) static void ar71xx_set_speed_ge1(int speed)
@ -329,6 +360,7 @@ static void ar71xx_set_speed_ge1(int speed)
ar71xx_set_pll(AR71XX_PLL_REG_SEC_CONFIG, AR71XX_PLL_REG_ETH1_INT_CLOCK, ar71xx_set_pll(AR71XX_PLL_REG_SEC_CONFIG, AR71XX_PLL_REG_ETH1_INT_CLOCK,
val, AR71XX_ETH1_PLL_SHIFT); val, AR71XX_ETH1_PLL_SHIFT);
ar71xx_mii_ctrl_set_speed(MII_REG_MII1_CTRL, speed);
} }
static void ar724x_set_speed_ge0(int speed) static void ar724x_set_speed_ge0(int speed)
@ -357,6 +389,7 @@ static void ar91xx_set_speed_ge0(int speed)
ar71xx_set_pll(AR91XX_PLL_REG_ETH_CONFIG, AR91XX_PLL_REG_ETH0_INT_CLOCK, ar71xx_set_pll(AR91XX_PLL_REG_ETH_CONFIG, AR91XX_PLL_REG_ETH0_INT_CLOCK,
val, AR91XX_ETH0_PLL_SHIFT); val, AR91XX_ETH0_PLL_SHIFT);
ar71xx_mii_ctrl_set_speed(MII_REG_MII0_CTRL, speed);
} }
static void ar91xx_set_speed_ge1(int speed) static void ar91xx_set_speed_ge1(int speed)
@ -365,6 +398,7 @@ static void ar91xx_set_speed_ge1(int speed)
ar71xx_set_pll(AR91XX_PLL_REG_ETH_CONFIG, AR91XX_PLL_REG_ETH1_INT_CLOCK, ar71xx_set_pll(AR91XX_PLL_REG_ETH_CONFIG, AR91XX_PLL_REG_ETH1_INT_CLOCK,
val, AR91XX_ETH1_PLL_SHIFT); val, AR91XX_ETH1_PLL_SHIFT);
ar71xx_mii_ctrl_set_speed(MII_REG_MII1_CTRL, speed);
} }
static void ar933x_set_speed_ge0(int speed) static void ar933x_set_speed_ge0(int speed)

5
target/linux/ar71xx/files/arch/mips/include/asm/mach-ar71xx/ar71xx.h
View File

@ -817,6 +817,11 @@ void ar71xx_flash_release(void);
#define MII_REG_MII1_CTRL 0x04 #define MII_REG_MII1_CTRL 0x04
#define MII_CTRL_IF_MASK 3 #define MII_CTRL_IF_MASK 3
#define MII_CTRL_SPEED_SHIFT 4
#define MII_CTRL_SPEED_MASK 3
#define MII_CTRL_SPEED_10 0
#define MII_CTRL_SPEED_100 1
#define MII_CTRL_SPEED_1000 2
#define MII0_CTRL_IF_GMII 0 #define MII0_CTRL_IF_GMII 0
#define MII0_CTRL_IF_MII 1 #define MII0_CTRL_IF_MII 1

6
target/linux/ar71xx/files/drivers/net/ag71xx/ag71xx_main.c
View File

@ -533,7 +533,6 @@ void ag71xx_link_adjust(struct ag71xx *ag)
u32 cfg2; u32 cfg2;
u32 ifctl; u32 ifctl;
u32 fifo5; u32 fifo5;
u32 mii_speed;
if (!ag->link) { if (!ag->link) {
ag71xx_hw_stop(ag); ag71xx_hw_stop(ag);
@ -558,17 +557,14 @@ void ag71xx_link_adjust(struct ag71xx *ag)
switch (ag->speed) { switch (ag->speed) {
case SPEED_1000: case SPEED_1000:
mii_speed = MII_CTRL_SPEED_1000;
cfg2 |= MAC_CFG2_IF_1000; cfg2 |= MAC_CFG2_IF_1000;
fifo5 |= FIFO_CFG5_BM; fifo5 |= FIFO_CFG5_BM;
break; break;
case SPEED_100: case SPEED_100:
mii_speed = MII_CTRL_SPEED_100;
cfg2 |= MAC_CFG2_IF_10_100; cfg2 |= MAC_CFG2_IF_10_100;
ifctl |= MAC_IFCTL_SPEED; ifctl |= MAC_IFCTL_SPEED;
break; break;
case SPEED_10: case SPEED_10:
mii_speed = MII_CTRL_SPEED_10;
cfg2 |= MAC_CFG2_IF_10_100; cfg2 |= MAC_CFG2_IF_10_100;
break; break;
default: default:
@ -586,8 +582,6 @@ void ag71xx_link_adjust(struct ag71xx *ag)
if (pdata->set_speed) if (pdata->set_speed)
pdata->set_speed(ag->speed); pdata->set_speed(ag->speed);
ag71xx_mii_ctrl_set_speed(ag, mii_speed);
ag71xx_wr(ag, AG71XX_REG_MAC_CFG2, cfg2); ag71xx_wr(ag, AG71XX_REG_MAC_CFG2, cfg2);
ag71xx_wr(ag, AG71XX_REG_FIFO_CFG5, fifo5); ag71xx_wr(ag, AG71XX_REG_FIFO_CFG5, fifo5);
ag71xx_wr(ag, AG71XX_REG_MAC_IFCTL, ifctl); ag71xx_wr(ag, AG71XX_REG_MAC_IFCTL, ifctl);