qi-hardware/openwrt-xburst
1
0
Fork 0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-12-24 21:54:36 +02:00
Code

ar71xx: enable GPIO support for the AR934x SoCs

Browse Source 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

git-svn-id: svn://svn.openwrt.org/openwrt/trunk@26513 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
juhosg 2011-04-07 20:53:00 +00:00
parent 7763501529
commit 3167111b62
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
target/linux/ar71xx/files/arch/mips/ar71xx/gpio.c
View File

@ -172,6 +172,12 @@ void __init ar71xx_gpio_init(void)
ar71xx_gpio_chip.ngpio = AR91XX_GPIO_COUNT; ar71xx_gpio_chip.ngpio = AR91XX_GPIO_COUNT;
break; break;
case AR71XX_SOC_AR9341:
case AR71XX_SOC_AR9342:
case AR71XX_SOC_AR9344:
ar71xx_gpio_chip.ngpio = AR934X_GPIO_COUNT;
break;
default: default:
BUG(); BUG();
} }

6
target/linux/ar71xx/files/arch/mips/include/asm/mach-ar71xx/ar71xx.h
View File

@ -427,6 +427,12 @@ static inline u32 ar71xx_usb_ctrl_rr(unsigned reg)
#define AR91XX_GPIO_COUNT 22 #define AR91XX_GPIO_COUNT 22
#define AR934X_GPIO_FUNC_SPI_CS_1_EN BIT(14)
#define AR934X_GPIO_FUNC_SPI_CS_0_EN BIT(13)
#define AR934X_GPIO_COUNT 32
#define AR934X_GPIO_FUNC_DDR_DQOE_EN BIT(17)
extern void __iomem *ar71xx_gpio_base; extern void __iomem *ar71xx_gpio_base;
static inline void ar71xx_gpio_wr(unsigned reg, u32 value) static inline void ar71xx_gpio_wr(unsigned reg, u32 value)