qi-hardware/openwrt-xburst
1
0
Fork 0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-10-06 17:16:21 +03:00
Code

ramips_eth: header file cleanup

Browse Source 
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@19415 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
juhosg 2010-01-30 15:25:57 +00:00
parent 06901dcfd6
commit 4235b93588
1 changed files with 134 additions and 132 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
target/linux/ramips/files/drivers/net/ramips_eth.h
View File

@ -33,7 +33,7 @@
#define RAMIPS_DELAY_INIT ((RAMIPS_DELAY_CHAN << 16) | RAMIPS_DELAY_CHAN) #define RAMIPS_DELAY_INIT ((RAMIPS_DELAY_CHAN << 16) | RAMIPS_DELAY_CHAN)
#define RAMIPS_PSE_FQFC_CFG_INIT 0x80504000 #define RAMIPS_PSE_FQFC_CFG_INIT 0x80504000
/* interrupt bitd */ /* interrupt bits */
#define RAMIPS_CNT_PPE_AF BIT(31) #define RAMIPS_CNT_PPE_AF BIT(31)
#define RAMIPS_CNT_GDM_AF BIT(29) #define RAMIPS_CNT_GDM_AF BIT(29)
#define RAMIPS_PSE_P2_FC BIT(26) #define RAMIPS_PSE_P2_FC BIT(26)
@ -123,11 +123,11 @@
#define RAMIPS_RX_DRX_IDX1 (RAMIPS_PDMA_OFFSET + 0x4C) #define RAMIPS_RX_DRX_IDX1 (RAMIPS_PDMA_OFFSET + 0x4C)
/* uni-cast port */ /* uni-cast port */
#define RAMIPS_GDM1_ICS_EN (0x1 << 22) #define RAMIPS_GDM1_ICS_EN BIT(22)
#define RAMIPS_GDM1_TCS_EN (0x1 << 21) #define RAMIPS_GDM1_TCS_EN BIT(21)
#define RAMIPS_GDM1_UCS_EN (0x1 << 20) #define RAMIPS_GDM1_UCS_EN BIT(20)
#define RAMIPS_GDM1_JMB_EN (0x1 << 19) #define RAMIPS_GDM1_JMB_EN BIT(19)
#define RAMIPS_GDM1_STRPCRC (0x1 << 16) #define RAMIPS_GDM1_STRPCRC BIT(16)
#define RAMIPS_GDM1_UFRC_P_CPU (0 << 12) #define RAMIPS_GDM1_UFRC_P_CPU (0 << 12)
#define RAMIPS_GDM1_UFRC_P_GDMA1 (1 << 12) #define RAMIPS_GDM1_UFRC_P_GDMA1 (1 << 12)
#define RAMIPS_GDM1_UFRC_P_PPE (6 << 12) #define RAMIPS_GDM1_UFRC_P_PPE (6 << 12)
@ -137,7 +137,7 @@
#define RAMIPS_UCS_GEN_EN BIT(1) #define RAMIPS_UCS_GEN_EN BIT(1)
#define RAMIPS_TCS_GEN_EN BIT(0) #define RAMIPS_TCS_GEN_EN BIT(0)
/* dma rimg */ /* dma ring */
#define RAMIPS_PST_DRX_IDX0 BIT(16) #define RAMIPS_PST_DRX_IDX0 BIT(16)
#define RAMIPS_PST_DTX_IDX3 BIT(3) #define RAMIPS_PST_DTX_IDX3 BIT(3)
#define RAMIPS_PST_DTX_IDX2 BIT(2) #define RAMIPS_PST_DTX_IDX2 BIT(2)
@ -150,9 +150,9 @@
#define RAMIPS_RX_DMA_EN BIT(2) #define RAMIPS_RX_DMA_EN BIT(2)
#define RAMIPS_TX_DMA_EN BIT(0) #define RAMIPS_TX_DMA_EN BIT(0)
#define RAMIPS_PDMA_SIZE_4DWORDS (0<<4) #define RAMIPS_PDMA_SIZE_4DWORDS (0 << 4)
#define RAMIPS_PDMA_SIZE_8DWORDS (1<<4) #define RAMIPS_PDMA_SIZE_8DWORDS (1 << 4)
#define RAMIPS_PDMA_SIZE_16DWORDS (2<<4) #define RAMIPS_PDMA_SIZE_16DWORDS (2 << 4)
#define RAMIPS_US_CYC_CNT_MASK 0xff #define RAMIPS_US_CYC_CNT_MASK 0xff
#define RAMIPS_US_CYC_CNT_SHIFT 0x8 #define RAMIPS_US_CYC_CNT_SHIFT 0x8
@ -161,6 +161,7 @@
#define RX_DMA_PLEN0(x) ((x >> 16) & 0x3fff) #define RX_DMA_PLEN0(x) ((x >> 16) & 0x3fff)
#define RX_DMA_LSO BIT(30) #define RX_DMA_LSO BIT(30)
#define RX_DMA_DONE BIT(31) #define RX_DMA_DONE BIT(31)
struct ramips_rx_dma { struct ramips_rx_dma {
unsigned int rxd1; unsigned int rxd1;
unsigned int rxd2; unsigned int rxd2;
@ -176,6 +177,7 @@ struct ramips_rx_dma {
#define TX_DMA_PN(x) (x << 24) #define TX_DMA_PN(x) (x << 24)
#define TX_DMA_QN_MASK TX_DMA_QN(0x7) #define TX_DMA_QN_MASK TX_DMA_QN(0x7)
#define TX_DMA_PN_MASK TX_DMA_PN(0x7) #define TX_DMA_PN_MASK TX_DMA_PN(0x7)
struct ramips_tx_dma { struct ramips_tx_dma {
unsigned int txd1; unsigned int txd1;
unsigned int txd2; unsigned int txd2;
@ -201,4 +203,4 @@ struct raeth_priv
struct ramips_eth_platform_data *plat; struct ramips_eth_platform_data *plat;
}; };
#endif #endif /* RAMIPS_ETH_H */