qi-hardware/openwrt-xburst
1
0
Fork 0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2025-01-27 14:01:05 +02:00
Code

ar71xx: fix pci on ar7241/ar7242

Browse Source 
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@20530 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
nbd 2010-03-28 00:36:37 +00:00
parent b491b147a1
commit 57563ffd07
1 changed files with 11 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
target/linux/ar71xx/files/arch/mips/pci/pci-ar724x.c
View File

@ -110,8 +110,12 @@ static int ar724x_pci_read_config(struct pci_bus *bus, unsigned int devfn,
* WAR for BAR issue - We are unable to access the PCI device space * WAR for BAR issue - We are unable to access the PCI device space
* if we set the BAR with proper base address * if we set the BAR with proper base address
*/ */
if ((where == 0x10) && (size == 4)) if ((where == 0x10) && (size == 4)) {
ar724x_pci_write(ar724x_pci_devcfg_base, where, size, 0xffff); if (ar71xx_soc == AR71XX_SOC_AR7240)
ar724x_pci_write(ar724x_pci_devcfg_base, where, size, 0xffff);
else
ar724x_pci_write(ar724x_pci_devcfg_base, where, size, 0x1000ffff);
}
return PCIBIOS_SUCCESSFUL; return PCIBIOS_SUCCESSFUL;
} }
@ -237,7 +241,11 @@ static int __init ar724x_pci_setup(void)
udelay(100000); udelay(100000);
} }
__raw_writel(AR724X_PCI_APP_LTSSM_ENABLE, base + AR724X_PCI_REG_APP); if (ar71xx_soc == AR71XX_SOC_AR7240)
t = AR724X_PCI_APP_LTSSM_ENABLE;
else
t = 0x1ffc1;
__raw_writel(t, base + AR724X_PCI_REG_APP);
/* flush write */ /* flush write */
(void) __raw_readl(base + AR724X_PCI_REG_APP); (void) __raw_readl(base + AR724X_PCI_REG_APP);
udelay(1000); udelay(1000);