qi-hardware/openwrt-xburst
1
0
Fork 0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-27 19:25:21 +02:00
Code

ar71xx: remove useless irq_desc.status initializations

Browse Source 
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@27306 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
juhosg 2011-06-29 08:57:27 +00:00
parent f9ffd498e1
commit 62be67eb01
3 changed files with 4 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
target/linux/ar71xx/files/arch/mips/ar71xx/irq.c
View File

@ -90,7 +90,6 @@ static struct irqaction ar71xx_gpio_irqaction = {
.name = "cascade [AR71XX GPIO]", .name = "cascade [AR71XX GPIO]",
}; };
#define GPIO_IRQ_INIT_STATUS (IRQ_LEVEL | IRQ_TYPE_LEVEL_HIGH | IRQ_DISABLED)
#define GPIO_INT_ALL 0xffff #define GPIO_INT_ALL 0xffff
static void __init ar71xx_gpio_irq_init(void) static void __init ar71xx_gpio_irq_init(void)
@ -108,11 +107,9 @@ static void __init ar71xx_gpio_irq_init(void)
__raw_writel(GPIO_INT_ALL, base + GPIO_REG_INT_POLARITY); __raw_writel(GPIO_INT_ALL, base + GPIO_REG_INT_POLARITY);
for (i = AR71XX_GPIO_IRQ_BASE; for (i = AR71XX_GPIO_IRQ_BASE;
i < AR71XX_GPIO_IRQ_BASE + AR71XX_GPIO_IRQ_COUNT; i++) { i < AR71XX_GPIO_IRQ_BASE + AR71XX_GPIO_IRQ_COUNT; i++)
irq_desc[i].status = GPIO_IRQ_INIT_STATUS;
set_irq_chip_and_handler(i, &ar71xx_gpio_irq_chip, set_irq_chip_and_handler(i, &ar71xx_gpio_irq_chip,
handle_level_irq); handle_level_irq);
}
setup_irq(AR71XX_MISC_IRQ_GPIO, &ar71xx_gpio_irqaction); setup_irq(AR71XX_MISC_IRQ_GPIO, &ar71xx_gpio_irqaction);
} }
@ -245,11 +242,9 @@ static void __init ar71xx_misc_irq_init(void)
} }
for (i = AR71XX_MISC_IRQ_BASE; for (i = AR71XX_MISC_IRQ_BASE;
i < AR71XX_MISC_IRQ_BASE + AR71XX_MISC_IRQ_COUNT; i++) { i < AR71XX_MISC_IRQ_BASE + AR71XX_MISC_IRQ_COUNT; i++)
irq_desc[i].status = IRQ_DISABLED;
set_irq_chip_and_handler(i, &ar71xx_misc_irq_chip, set_irq_chip_and_handler(i, &ar71xx_misc_irq_chip,
handle_level_irq); handle_level_irq);
}
setup_irq(AR71XX_CPU_IRQ_MISC, &ar71xx_misc_irqaction); setup_irq(AR71XX_CPU_IRQ_MISC, &ar71xx_misc_irqaction);
} }

4
target/linux/ar71xx/files/arch/mips/pci/pci-ar71xx.c
View File

@ -373,11 +373,9 @@ static void __init ar71xx_pci_irq_init(void)
__raw_writel(0, base + AR71XX_RESET_REG_PCI_INT_STATUS); __raw_writel(0, base + AR71XX_RESET_REG_PCI_INT_STATUS);
for (i = AR71XX_PCI_IRQ_BASE; for (i = AR71XX_PCI_IRQ_BASE;
i < AR71XX_PCI_IRQ_BASE + AR71XX_PCI_IRQ_COUNT; i++) { i < AR71XX_PCI_IRQ_BASE + AR71XX_PCI_IRQ_COUNT; i++)
irq_desc[i].status = IRQ_DISABLED;
set_irq_chip_and_handler(i, &ar71xx_pci_irq_chip, set_irq_chip_and_handler(i, &ar71xx_pci_irq_chip,
handle_level_irq); handle_level_irq);
}
set_irq_chained_handler(AR71XX_CPU_IRQ_IP2, ar71xx_pci_irq_handler); set_irq_chained_handler(AR71XX_CPU_IRQ_IP2, ar71xx_pci_irq_handler);
} }

4
target/linux/ar71xx/files/arch/mips/pci/pci-ar724x.c
View File

@ -345,11 +345,9 @@ static void __init ar724x_pci_irq_init(void)
__raw_writel(0, base + AR724X_PCI_REG_INT_STATUS); __raw_writel(0, base + AR724X_PCI_REG_INT_STATUS);
for (i = AR71XX_PCI_IRQ_BASE; for (i = AR71XX_PCI_IRQ_BASE;
i < AR71XX_PCI_IRQ_BASE + AR71XX_PCI_IRQ_COUNT; i++) { i < AR71XX_PCI_IRQ_BASE + AR71XX_PCI_IRQ_COUNT; i++)
irq_desc[i].status = IRQ_DISABLED;
set_irq_chip_and_handler(i, &ar724x_pci_irq_chip, set_irq_chip_and_handler(i, &ar724x_pci_irq_chip,
handle_level_irq); handle_level_irq);
}
set_irq_chained_handler(AR71XX_CPU_IRQ_IP2, ar724x_pci_irq_handler); set_irq_chained_handler(AR71XX_CPU_IRQ_IP2, ar724x_pci_irq_handler);
} }