qi-hardware/openwrt-xburst
1
0
Fork 0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-27 18:23:09 +02:00
Code

ar71xx: add AR71XX_ prefix to GPIO_REG_* defines

Browse Source 
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@29123 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
juhosg 2011-11-14 17:43:11 +00:00
parent d9b73ec674
commit 73b96446ee
5 changed files with 95 additions and 91 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
target/linux/ar71xx/files/arch/mips/ar71xx/gpio.c
View File

@ -30,15 +30,15 @@ void __ar71xx_gpio_set_value(unsigned gpio, int value)
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
if (value) if (value)
__raw_writel(1 << gpio, base + GPIO_REG_SET); __raw_writel(1 << gpio, base + AR71XX_GPIO_REG_SET);
else else
__raw_writel(1 << gpio, base + GPIO_REG_CLEAR); __raw_writel(1 << gpio, base + AR71XX_GPIO_REG_CLEAR);
} }
EXPORT_SYMBOL(__ar71xx_gpio_set_value); EXPORT_SYMBOL(__ar71xx_gpio_set_value);
int __ar71xx_gpio_get_value(unsigned gpio) int __ar71xx_gpio_get_value(unsigned gpio)
{ {
return (__raw_readl(ar71xx_gpio_base + GPIO_REG_IN) >> gpio) & 1; return (__raw_readl(ar71xx_gpio_base + AR71XX_GPIO_REG_IN) >> gpio) & 1;
} }
EXPORT_SYMBOL(__ar71xx_gpio_get_value); EXPORT_SYMBOL(__ar71xx_gpio_get_value);
@ -61,8 +61,8 @@ static int ar71xx_gpio_direction_input(struct gpio_chip *chip,
spin_lock_irqsave(&ar71xx_gpio_lock, flags); spin_lock_irqsave(&ar71xx_gpio_lock, flags);
__raw_writel(__raw_readl(base + GPIO_REG_OE) & ~(1 << offset), __raw_writel(__raw_readl(base + AR71XX_GPIO_REG_OE) & ~(1 << offset),
base + GPIO_REG_OE); base + AR71XX_GPIO_REG_OE);
spin_unlock_irqrestore(&ar71xx_gpio_lock, flags); spin_unlock_irqrestore(&ar71xx_gpio_lock, flags);
@ -78,12 +78,12 @@ static int ar71xx_gpio_direction_output(struct gpio_chip *chip,
spin_lock_irqsave(&ar71xx_gpio_lock, flags); spin_lock_irqsave(&ar71xx_gpio_lock, flags);
if (value) if (value)
__raw_writel(1 << offset, base + GPIO_REG_SET); __raw_writel(1 << offset, base + AR71XX_GPIO_REG_SET);
else else
__raw_writel(1 << offset, base + GPIO_REG_CLEAR); __raw_writel(1 << offset, base + AR71XX_GPIO_REG_CLEAR);
__raw_writel(__raw_readl(base + GPIO_REG_OE) | (1 << offset), __raw_writel(__raw_readl(base + AR71XX_GPIO_REG_OE) | (1 << offset),
base + GPIO_REG_OE); base + AR71XX_GPIO_REG_OE);
spin_unlock_irqrestore(&ar71xx_gpio_lock, flags); spin_unlock_irqrestore(&ar71xx_gpio_lock, flags);
@ -98,8 +98,8 @@ static int ar934x_gpio_direction_input(struct gpio_chip *chip,
spin_lock_irqsave(&ar71xx_gpio_lock, flags); spin_lock_irqsave(&ar71xx_gpio_lock, flags);
__raw_writel(__raw_readl(base + GPIO_REG_OE) | (1 << offset), __raw_writel(__raw_readl(base + AR71XX_GPIO_REG_OE) | (1 << offset),
base + GPIO_REG_OE); base + AR71XX_GPIO_REG_OE);
spin_unlock_irqrestore(&ar71xx_gpio_lock, flags); spin_unlock_irqrestore(&ar71xx_gpio_lock, flags);
@ -115,12 +115,12 @@ static int ar934x_gpio_direction_output(struct gpio_chip *chip,
spin_lock_irqsave(&ar71xx_gpio_lock, flags); spin_lock_irqsave(&ar71xx_gpio_lock, flags);
if (value) if (value)
__raw_writel(1 << offset, base + GPIO_REG_SET); __raw_writel(1 << offset, base + AR71XX_GPIO_REG_SET);
else else
__raw_writel(1 << offset, base + GPIO_REG_CLEAR); __raw_writel(1 << offset, base + AR71XX_GPIO_REG_CLEAR);
__raw_writel(__raw_readl(base + GPIO_REG_OE) & ~(1 << offset), __raw_writel(__raw_readl(base + AR71XX_GPIO_REG_OE) & ~(1 << offset),
base + GPIO_REG_OE); base + AR71XX_GPIO_REG_OE);
spin_unlock_irqrestore(&ar71xx_gpio_lock, flags); spin_unlock_irqrestore(&ar71xx_gpio_lock, flags);
@ -144,10 +144,10 @@ void ar71xx_gpio_function_enable(u32 mask)
spin_lock_irqsave(&ar71xx_gpio_lock, flags); spin_lock_irqsave(&ar71xx_gpio_lock, flags);
__raw_writel(__raw_readl(base + GPIO_REG_FUNC) | mask, __raw_writel(__raw_readl(base + AR71XX_GPIO_REG_FUNC) | mask,
base + GPIO_REG_FUNC); base + AR71XX_GPIO_REG_FUNC);
/* flush write */ /* flush write */
(void) __raw_readl(base + GPIO_REG_FUNC); (void) __raw_readl(base + AR71XX_GPIO_REG_FUNC);
spin_unlock_irqrestore(&ar71xx_gpio_lock, flags); spin_unlock_irqrestore(&ar71xx_gpio_lock, flags);
} }
@ -159,10 +159,10 @@ void ar71xx_gpio_function_disable(u32 mask)
spin_lock_irqsave(&ar71xx_gpio_lock, flags); spin_lock_irqsave(&ar71xx_gpio_lock, flags);
__raw_writel(__raw_readl(base + GPIO_REG_FUNC) & ~mask, __raw_writel(__raw_readl(base + AR71XX_GPIO_REG_FUNC) & ~mask,
base + GPIO_REG_FUNC); base + AR71XX_GPIO_REG_FUNC);
/* flush write */ /* flush write */
(void) __raw_readl(base + GPIO_REG_FUNC); (void) __raw_readl(base + AR71XX_GPIO_REG_FUNC);
spin_unlock_irqrestore(&ar71xx_gpio_lock, flags); spin_unlock_irqrestore(&ar71xx_gpio_lock, flags);
} }
@ -174,10 +174,10 @@ void ar71xx_gpio_function_setup(u32 set, u32 clear)
spin_lock_irqsave(&ar71xx_gpio_lock, flags); spin_lock_irqsave(&ar71xx_gpio_lock, flags);
__raw_writel((__raw_readl(base + GPIO_REG_FUNC) & ~clear) | set, __raw_writel((__raw_readl(base + AR71XX_GPIO_REG_FUNC) & ~clear) | set,
base + GPIO_REG_FUNC); base + AR71XX_GPIO_REG_FUNC);
/* flush write */ /* flush write */
(void) __raw_readl(base + GPIO_REG_FUNC); (void) __raw_readl(base + AR71XX_GPIO_REG_FUNC);
spin_unlock_irqrestore(&ar71xx_gpio_lock, flags); spin_unlock_irqrestore(&ar71xx_gpio_lock, flags);
} }

24
target/linux/ar71xx/files/arch/mips/ar71xx/irq.c
View File

@ -28,8 +28,8 @@ static void ar71xx_gpio_irq_dispatch(void)
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
u32 pending; u32 pending;
pending = __raw_readl(base + GPIO_REG_INT_PENDING) & pending = __raw_readl(base + AR71XX_GPIO_REG_INT_PENDING) &
__raw_readl(base + GPIO_REG_INT_ENABLE); __raw_readl(base + AR71XX_GPIO_REG_INT_ENABLE);
if (pending) if (pending)
do_IRQ(AR71XX_GPIO_IRQ_BASE + fls(pending) - 1); do_IRQ(AR71XX_GPIO_IRQ_BASE + fls(pending) - 1);
@ -43,11 +43,11 @@ static void ar71xx_gpio_irq_unmask(struct irq_data *d)
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
u32 t; u32 t;
t = __raw_readl(base + GPIO_REG_INT_ENABLE); t = __raw_readl(base + AR71XX_GPIO_REG_INT_ENABLE);
__raw_writel(t | (1 << irq), base + GPIO_REG_INT_ENABLE); __raw_writel(t | (1 << irq), base + AR71XX_GPIO_REG_INT_ENABLE);
/* flush write */ /* flush write */
(void) __raw_readl(base + GPIO_REG_INT_ENABLE); (void) __raw_readl(base + AR71XX_GPIO_REG_INT_ENABLE);
} }
static void ar71xx_gpio_irq_mask(struct irq_data *d) static void ar71xx_gpio_irq_mask(struct irq_data *d)
@ -56,11 +56,11 @@ static void ar71xx_gpio_irq_mask(struct irq_data *d)
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
u32 t; u32 t;
t = __raw_readl(base + GPIO_REG_INT_ENABLE); t = __raw_readl(base + AR71XX_GPIO_REG_INT_ENABLE);
__raw_writel(t & ~(1 << irq), base + GPIO_REG_INT_ENABLE); __raw_writel(t & ~(1 << irq), base + AR71XX_GPIO_REG_INT_ENABLE);
/* flush write */ /* flush write */
(void) __raw_readl(base + GPIO_REG_INT_ENABLE); (void) __raw_readl(base + AR71XX_GPIO_REG_INT_ENABLE);
} }
static struct irq_chip ar71xx_gpio_irq_chip = { static struct irq_chip ar71xx_gpio_irq_chip = {
@ -82,14 +82,14 @@ static void __init ar71xx_gpio_irq_init(void)
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
int i; int i;
__raw_writel(0, base + GPIO_REG_INT_ENABLE); __raw_writel(0, base + AR71XX_GPIO_REG_INT_ENABLE);
__raw_writel(0, base + GPIO_REG_INT_PENDING); __raw_writel(0, base + AR71XX_GPIO_REG_INT_PENDING);
/* setup type of all GPIO interrupts to level sensitive */ /* setup type of all GPIO interrupts to level sensitive */
__raw_writel(GPIO_INT_ALL, base + GPIO_REG_INT_TYPE); __raw_writel(GPIO_INT_ALL, base + AR71XX_GPIO_REG_INT_TYPE);
/* setup polarity of all GPIO interrupts to active high */ /* setup polarity of all GPIO interrupts to active high */
__raw_writel(GPIO_INT_ALL, base + GPIO_REG_INT_POLARITY); __raw_writel(GPIO_INT_ALL, base + AR71XX_GPIO_REG_INT_POLARITY);
for (i = AR71XX_GPIO_IRQ_BASE; for (i = AR71XX_GPIO_IRQ_BASE;
i < AR71XX_GPIO_IRQ_BASE + AR71XX_GPIO_IRQ_COUNT; i++) i < AR71XX_GPIO_IRQ_BASE + AR71XX_GPIO_IRQ_COUNT; i++)

16
target/linux/ar71xx/files/arch/mips/ar71xx/mach-rb750.c
View File

@ -81,24 +81,24 @@ int rb750_latch_change(u32 mask_clr, u32 mask_set)
latch_clr = (latch_clr | mask_clr) & ~mask_set; latch_clr = (latch_clr | mask_clr) & ~mask_set;
if (latch_oe == 0) if (latch_oe == 0)
latch_oe = __raw_readl(ar71xx_gpio_base + GPIO_REG_OE); latch_oe = __raw_readl(ar71xx_gpio_base + AR71XX_GPIO_REG_OE);
if (likely(latch_set & RB750_LVC573_LE)) { if (likely(latch_set & RB750_LVC573_LE)) {
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
t = __raw_readl(base + GPIO_REG_OE); t = __raw_readl(base + AR71XX_GPIO_REG_OE);
t |= mask_clr | latch_oe | mask_set; t |= mask_clr | latch_oe | mask_set;
__raw_writel(t, base + GPIO_REG_OE); __raw_writel(t, base + AR71XX_GPIO_REG_OE);
__raw_writel(latch_clr, base + GPIO_REG_CLEAR); __raw_writel(latch_clr, base + AR71XX_GPIO_REG_CLEAR);
__raw_writel(latch_set, base + GPIO_REG_SET); __raw_writel(latch_set, base + AR71XX_GPIO_REG_SET);
} else if (mask_clr & RB750_LVC573_LE) { } else if (mask_clr & RB750_LVC573_LE) {
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
latch_oe = __raw_readl(base + GPIO_REG_OE); latch_oe = __raw_readl(base + AR71XX_GPIO_REG_OE);
__raw_writel(RB750_LVC573_LE, base + GPIO_REG_CLEAR); __raw_writel(RB750_LVC573_LE, base + AR71XX_GPIO_REG_CLEAR);
/* flush write */ /* flush write */
__raw_readl(base + GPIO_REG_CLEAR); __raw_readl(base + AR71XX_GPIO_REG_CLEAR);
} }
ret = 1; ret = 1;

22
target/linux/ar71xx/files/arch/mips/include/asm/mach-ar71xx/ar71xx.h
View File

@ -418,17 +418,17 @@ static inline u32 ar71xx_usb_ctrl_rr(unsigned reg)
/* /*
* GPIO block * GPIO block
*/ */
#define GPIO_REG_OE 0x00 #define AR71XX_GPIO_REG_OE 0x00
#define GPIO_REG_IN 0x04 #define AR71XX_GPIO_REG_IN 0x04
#define GPIO_REG_OUT 0x08 #define AR71XX_GPIO_REG_OUT 0x08
#define GPIO_REG_SET 0x0c #define AR71XX_GPIO_REG_SET 0x0c
#define GPIO_REG_CLEAR 0x10 #define AR71XX_GPIO_REG_CLEAR 0x10
#define GPIO_REG_INT_MODE 0x14 #define AR71XX_GPIO_REG_INT_MODE 0x14
#define GPIO_REG_INT_TYPE 0x18 #define AR71XX_GPIO_REG_INT_TYPE 0x18
#define GPIO_REG_INT_POLARITY 0x1c #define AR71XX_GPIO_REG_INT_POLARITY 0x1c
#define GPIO_REG_INT_PENDING 0x20 #define AR71XX_GPIO_REG_INT_PENDING 0x20
#define GPIO_REG_INT_ENABLE 0x24 #define AR71XX_GPIO_REG_INT_ENABLE 0x24
#define GPIO_REG_FUNC 0x28 #define AR71XX_GPIO_REG_FUNC 0x28
#define AR71XX_GPIO_FUNC_STEREO_EN BIT(17) #define AR71XX_GPIO_FUNC_STEREO_EN BIT(17)
#define AR71XX_GPIO_FUNC_SLIC_EN BIT(16) #define AR71XX_GPIO_FUNC_SLIC_EN BIT(16)

76
target/linux/ar71xx/files/drivers/mtd/nand/rb750_nand.c
View File

@ -75,13 +75,14 @@ static void rb750_nand_write(const u8 *buf, unsigned len)
{ {
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
u32 out; u32 out;
u32 t;
unsigned i; unsigned i;
/* set data lines to output mode */ /* set data lines to output mode */
__raw_writel(__raw_readl(base + GPIO_REG_OE) | RB750_NAND_DATA_BITS, t = __raw_readl(base + AR71XX_GPIO_REG_OE);
base + GPIO_REG_OE); __raw_writel(t | RB750_NAND_DATA_BITS, base + AR71XX_GPIO_REG_OE);
out = __raw_readl(base + GPIO_REG_OUT); out = __raw_readl(base + AR71XX_GPIO_REG_OUT);
out &= ~(RB750_NAND_DATA_BITS | RB750_NAND_NWE); out &= ~(RB750_NAND_DATA_BITS | RB750_NAND_NWE);
for (i = 0; i != len; i++) { for (i = 0; i != len; i++) {
u32 data; u32 data;
@ -89,18 +90,18 @@ static void rb750_nand_write(const u8 *buf, unsigned len)
data = buf[i]; data = buf[i];
data <<= RB750_NAND_DATA_SHIFT; data <<= RB750_NAND_DATA_SHIFT;
data |= out; data |= out;
__raw_writel(data, base + GPIO_REG_OUT); __raw_writel(data, base + AR71XX_GPIO_REG_OUT);
__raw_writel(data | RB750_NAND_NWE, base + GPIO_REG_OUT); __raw_writel(data | RB750_NAND_NWE, base + AR71XX_GPIO_REG_OUT);
/* flush write */ /* flush write */
__raw_readl(base + GPIO_REG_OUT); __raw_readl(base + AR71XX_GPIO_REG_OUT);
} }
/* set data lines to input mode */ /* set data lines to input mode */
__raw_writel(__raw_readl(base + GPIO_REG_OE) & ~RB750_NAND_DATA_BITS, t = __raw_readl(base + AR71XX_GPIO_REG_OE);
base + GPIO_REG_OE); __raw_writel(t & ~RB750_NAND_DATA_BITS, base + AR71XX_GPIO_REG_OE);
/* flush write */ /* flush write */
__raw_readl(base + GPIO_REG_OE); __raw_readl(base + AR71XX_GPIO_REG_OE);
} }
static int rb750_nand_read_verify(u8 *read_buf, unsigned len, static int rb750_nand_read_verify(u8 *read_buf, unsigned len,
@ -113,15 +114,16 @@ static int rb750_nand_read_verify(u8 *read_buf, unsigned len,
u8 data; u8 data;
/* activate RE line */ /* activate RE line */
__raw_writel(RB750_NAND_NRE, base + GPIO_REG_CLEAR); __raw_writel(RB750_NAND_NRE, base + AR71XX_GPIO_REG_CLEAR);
/* flush write */ /* flush write */
__raw_readl(base + GPIO_REG_CLEAR); __raw_readl(base + AR71XX_GPIO_REG_CLEAR);
/* read input lines */ /* read input lines */
data = __raw_readl(base + GPIO_REG_IN) >> RB750_NAND_DATA_SHIFT; data = __raw_readl(base + AR71XX_GPIO_REG_IN) >>
RB750_NAND_DATA_SHIFT;
/* deactivate RE line */ /* deactivate RE line */
__raw_writel(RB750_NAND_NRE, base + GPIO_REG_SET); __raw_writel(RB750_NAND_NRE, base + AR71XX_GPIO_REG_SET);
if (read_buf) if (read_buf)
read_buf[i] = data; read_buf[i] = data;
@ -136,8 +138,9 @@ static void rb750_nand_select_chip(struct mtd_info *mtd, int chip)
{ {
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
u32 func; u32 func;
u32 t;
func = __raw_readl(base + GPIO_REG_FUNC); func = __raw_readl(base + AR71XX_GPIO_REG_FUNC);
if (chip >= 0) { if (chip >= 0) {
/* disable latch */ /* disable latch */
rb750_latch_change(RB750_LVC573_LE, 0); rb750_latch_change(RB750_LVC573_LE, 0);
@ -147,27 +150,27 @@ static void rb750_nand_select_chip(struct mtd_info *mtd, int chip)
AR724X_GPIO_FUNC_SPI_EN); AR724X_GPIO_FUNC_SPI_EN);
/* set input mode for data lines */ /* set input mode for data lines */
__raw_writel(__raw_readl(base + GPIO_REG_OE) & t = __raw_readl(base + AR71XX_GPIO_REG_OE);
~RB750_NAND_INPUT_BITS, __raw_writel(t & ~RB750_NAND_INPUT_BITS,
base + GPIO_REG_OE); base + AR71XX_GPIO_REG_OE);
/* deactivate RE and WE lines */ /* deactivate RE and WE lines */
__raw_writel(RB750_NAND_NRE | RB750_NAND_NWE, __raw_writel(RB750_NAND_NRE | RB750_NAND_NWE,
base + GPIO_REG_SET); base + AR71XX_GPIO_REG_SET);
/* flush write */ /* flush write */
(void) __raw_readl(base + GPIO_REG_SET); (void) __raw_readl(base + AR71XX_GPIO_REG_SET);
/* activate CE line */ /* activate CE line */
__raw_writel(RB750_NAND_NCE, base + GPIO_REG_CLEAR); __raw_writel(RB750_NAND_NCE, base + AR71XX_GPIO_REG_CLEAR);
} else { } else {
/* deactivate CE line */ /* deactivate CE line */
__raw_writel(RB750_NAND_NCE, base + GPIO_REG_SET); __raw_writel(RB750_NAND_NCE, base + AR71XX_GPIO_REG_SET);
/* flush write */ /* flush write */
(void) __raw_readl(base + GPIO_REG_SET); (void) __raw_readl(base + AR71XX_GPIO_REG_SET);
__raw_writel(__raw_readl(base + GPIO_REG_OE) | t = __raw_readl(base + AR71XX_GPIO_REG_OE);
RB750_NAND_IO0 | RB750_NAND_RDY, __raw_writel(t | RB750_NAND_IO0 | RB750_NAND_RDY,
base + GPIO_REG_OE); base + AR71XX_GPIO_REG_OE);
/* restore alternate functions */ /* restore alternate functions */
ar71xx_gpio_function_setup(AR724X_GPIO_FUNC_SPI_EN, ar71xx_gpio_function_setup(AR724X_GPIO_FUNC_SPI_EN,
@ -182,7 +185,7 @@ static int rb750_nand_dev_ready(struct mtd_info *mtd)
{ {
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
return !!(__raw_readl(base + GPIO_REG_IN) & RB750_NAND_RDY); return !!(__raw_readl(base + AR71XX_GPIO_REG_IN) & RB750_NAND_RDY);
} }
static void rb750_nand_cmd_ctrl(struct mtd_info *mtd, int cmd, static void rb750_nand_cmd_ctrl(struct mtd_info *mtd, int cmd,
@ -192,15 +195,15 @@ static void rb750_nand_cmd_ctrl(struct mtd_info *mtd, int cmd,
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
u32 t; u32 t;
t = __raw_readl(base + GPIO_REG_OUT); t = __raw_readl(base + AR71XX_GPIO_REG_OUT);
t &= ~(RB750_NAND_CLE | RB750_NAND_ALE); t &= ~(RB750_NAND_CLE | RB750_NAND_ALE);
t |= (ctrl & NAND_CLE) ? RB750_NAND_CLE : 0; t |= (ctrl & NAND_CLE) ? RB750_NAND_CLE : 0;
t |= (ctrl & NAND_ALE) ? RB750_NAND_ALE : 0; t |= (ctrl & NAND_ALE) ? RB750_NAND_ALE : 0;
__raw_writel(t, base + GPIO_REG_OUT); __raw_writel(t, base + AR71XX_GPIO_REG_OUT);
/* flush write */ /* flush write */
__raw_readl(base + GPIO_REG_OUT); __raw_readl(base + AR71XX_GPIO_REG_OUT);
} }
if (cmd != NAND_CMD_NONE) { if (cmd != NAND_CMD_NONE) {
@ -235,23 +238,24 @@ static void __init rb750_nand_gpio_init(void)
{ {
void __iomem *base = ar71xx_gpio_base; void __iomem *base = ar71xx_gpio_base;
u32 out; u32 out;
u32 t;
out = __raw_readl(base + GPIO_REG_OUT); out = __raw_readl(base + AR71XX_GPIO_REG_OUT);
/* setup output levels */ /* setup output levels */
__raw_writel(RB750_NAND_NCE | RB750_NAND_NRE | RB750_NAND_NWE, __raw_writel(RB750_NAND_NCE | RB750_NAND_NRE | RB750_NAND_NWE,
base + GPIO_REG_SET); base + AR71XX_GPIO_REG_SET);
__raw_writel(RB750_NAND_ALE | RB750_NAND_CLE, __raw_writel(RB750_NAND_ALE | RB750_NAND_CLE,
base + GPIO_REG_CLEAR); base + AR71XX_GPIO_REG_CLEAR);
/* setup input lines */ /* setup input lines */
__raw_writel(__raw_readl(base + GPIO_REG_OE) & ~(RB750_NAND_INPUT_BITS), t = __raw_readl(base + AR71XX_GPIO_REG_OE);
base + GPIO_REG_OE); __raw_writel(t & ~(RB750_NAND_INPUT_BITS), base + AR71XX_GPIO_REG_OE);
/* setup output lines */ /* setup output lines */
__raw_writel(__raw_readl(base + GPIO_REG_OE) | RB750_NAND_OUTPUT_BITS, t = __raw_readl(base + AR71XX_GPIO_REG_OE);
base + GPIO_REG_OE); __raw_writel(t | RB750_NAND_OUTPUT_BITS, base + AR71XX_GPIO_REG_OE);
rb750_latch_change(~out & RB750_NAND_IO0, out & RB750_NAND_IO0); rb750_latch_change(~out & RB750_NAND_IO0, out & RB750_NAND_IO0);
} }