qi-hardware/openwrt-xburst
1
0
Fork 0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-24 01:01:52 +02:00
Code

[adm8668] move clock frequencies into clock driver

Browse Source 
Signed-off-by: Florian Fainelli <florian@openwrt.org>

git-svn-id: svn://svn.openwrt.org/openwrt/trunk@34556 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
florian 2012-12-06 22:40:26 +00:00
parent dafb6fcc83
commit 905be8bf46
2 changed files with 2 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
target/linux/adm8668/files/arch/mips/adm8668/clock.c
View File

@ -19,7 +19,7 @@ struct clk {
}; };
static struct clk uart_clk = { static struct clk uart_clk = {
.rate = ADM8668_UARTCLK_FREQ, .rate = 62500000,
}; };
static struct clk sys_clk; static struct clk sys_clk;
@ -70,7 +70,7 @@ void __init adm8668_init_clocks(void)
* CR3 bit 14~11, 0000 -> 175MHz, 0001 -> 180MHz, etc... * CR3 bit 14~11, 0000 -> 175MHz, 0001 -> 180MHz, etc...
*/ */
adj = (ADM8668_CONFIG_REG(ADM8668_CR3) >> 11) & 0xf; adj = (ADM8668_CONFIG_REG(ADM8668_CR3) >> 11) & 0xf;
sys_clk.rate = SYS_CLOCK + adj * 5000000; sys_clk.rate = 175000000 + (adj * 5000000);
pr_info("ADM8668 CPU clock: %lu MHz\n", sys_clk.rate / 1000000); pr_info("ADM8668 CPU clock: %lu MHz\n", sys_clk.rate / 1000000);
} }

5
target/linux/adm8668/files/arch/mips/include/asm/mach-adm8668/adm8668.h
View File

@ -9,8 +9,6 @@
#ifndef __ADM8668_H__ #ifndef __ADM8668_H__
#define __ADM8668_H__ #define __ADM8668_H__
#define SYS_CLOCK 175000000
/*======================= Physical Memory Map ============================*/ /*======================= Physical Memory Map ============================*/
#define ADM8668_SDRAM_BASE 0 #define ADM8668_SDRAM_BASE 0
#define ADM8668_SMEM1_BASE 0x10000000 #define ADM8668_SMEM1_BASE 0x10000000
@ -29,9 +27,6 @@
#define ADM8668_PCICFG_BASE 0x12200000 #define ADM8668_PCICFG_BASE 0x12200000
#define ADM8668_PCIDAT_BASE 0x12400000 #define ADM8668_PCIDAT_BASE 0x12400000
/** onboard uart **/
#define ADM8668_UARTCLK_FREQ 62500000
/* interrupt levels */ /* interrupt levels */
#define INT_LVL_SWI 1 #define INT_LVL_SWI 1
#define INT_LVL_COMMS_RX 2 #define INT_LVL_COMMS_RX 2