mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-09 08:15:21 +02:00
57a811ea66
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@13531 3c298f89-4303-0410-b956-a3cf2f4a3e73
425 lines
12 KiB
C
425 lines
12 KiB
C
/*
|
|
* Atheros AR71xx SoC specific definitions
|
|
*
|
|
* Copyright (C) 2008 Gabor Juhos <juhosg@openwrt.org>
|
|
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
|
|
*
|
|
* Parts of this file are based on Atheros' 2.6.15 BSP
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_MACH_AR71XX_H
|
|
#define __ASM_MACH_AR71XX_H
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <linux/bitops.h>
|
|
|
|
#ifndef __ASSEMBLER__
|
|
|
|
#define AR71XX_PCI_MEM_BASE 0x10000000
|
|
#define AR71XX_PCI_MEM_SIZE 0x08000000
|
|
#define AR71XX_APB_BASE 0x18000000
|
|
#define AR71XX_GE0_BASE 0x19000000
|
|
#define AR71XX_GE0_SIZE 0x01000000
|
|
#define AR71XX_GE1_BASE 0x1a000000
|
|
#define AR71XX_GE1_SIZE 0x01000000
|
|
#define AR71XX_EHCI_BASE 0x1b000000
|
|
#define AR71XX_EHCI_SIZE 0x01000000
|
|
#define AR71XX_OHCI_BASE 0x1c000000
|
|
#define AR71XX_OHCI_SIZE 0x01000000
|
|
#define AR71XX_SPI_BASE 0x1f000000
|
|
#define AR71XX_SPI_SIZE 0x01000000
|
|
|
|
#define AR71XX_DDR_CTRL_BASE (AR71XX_APB_BASE + 0x00000000)
|
|
#define AR71XX_DDR_CTRL_SIZE 0x10000
|
|
#define AR71XX_CPU_BASE (AR71XX_APB_BASE + 0x00010000)
|
|
#define AR71XX_UART_BASE (AR71XX_APB_BASE + 0x00020000)
|
|
#define AR71XX_UART_SIZE 0x10000
|
|
#define AR71XX_USB_CTRL_BASE (AR71XX_APB_BASE + 0x00030000)
|
|
#define AR71XX_USB_CTRL_SIZE 0x10000
|
|
#define AR71XX_GPIO_BASE (AR71XX_APB_BASE + 0x00040000)
|
|
#define AR71XX_GPIO_SIZE 0x10000
|
|
#define AR71XX_PLL_BASE (AR71XX_APB_BASE + 0x00050000)
|
|
#define AR71XX_PLL_SIZE 0x10000
|
|
#define AR71XX_RESET_BASE (AR71XX_APB_BASE + 0x00060000)
|
|
#define AR71XX_RESET_SIZE 0x10000
|
|
#define AR71XX_MII_BASE (AR71XX_APB_BASE + 0x00070000)
|
|
#define AR71XX_MII_SIZE 0x10000
|
|
#define AR71XX_SLIC_BASE (AR71XX_APB_BASE + 0x00090000)
|
|
#define AR71XX_SLIC_SIZE 0x10000
|
|
#define AR71XX_DMA_BASE (AR71XX_APB_BASE + 0x000A0000)
|
|
#define AR71XX_DMA_SIZE 0x10000
|
|
#define AR71XX_STEREO_BASE (AR71XX_APB_BASE + 0x000B0000)
|
|
#define AR71XX_STEREO_SIZE 0x10000
|
|
|
|
#define AR71XX_CPU_IRQ_BASE 0
|
|
#define AR71XX_MISC_IRQ_BASE 8
|
|
#define AR71XX_MISC_IRQ_COUNT 8
|
|
#define AR71XX_GPIO_IRQ_BASE 16
|
|
#define AR71XX_GPIO_IRQ_COUNT 16
|
|
#define AR71XX_PCI_IRQ_BASE 32
|
|
#define AR71XX_PCI_IRQ_COUNT 4
|
|
|
|
#define AR71XX_CPU_IRQ_PCI (AR71XX_CPU_IRQ_BASE + 2)
|
|
#define AR71XX_CPU_IRQ_USB (AR71XX_CPU_IRQ_BASE + 3)
|
|
#define AR71XX_CPU_IRQ_GE0 (AR71XX_CPU_IRQ_BASE + 4)
|
|
#define AR71XX_CPU_IRQ_GE1 (AR71XX_CPU_IRQ_BASE + 5)
|
|
#define AR71XX_CPU_IRQ_MISC (AR71XX_CPU_IRQ_BASE + 6)
|
|
#define AR71XX_CPU_IRQ_TIMER (AR71XX_CPU_IRQ_BASE + 7)
|
|
|
|
#define AR71XX_MISC_IRQ_TIMER (AR71XX_MISC_IRQ_BASE + 0)
|
|
#define AR71XX_MISC_IRQ_ERROR (AR71XX_MISC_IRQ_BASE + 1)
|
|
#define AR71XX_MISC_IRQ_GPIO (AR71XX_MISC_IRQ_BASE + 2)
|
|
#define AR71XX_MISC_IRQ_UART (AR71XX_MISC_IRQ_BASE + 3)
|
|
#define AR71XX_MISC_IRQ_WDOG (AR71XX_MISC_IRQ_BASE + 4)
|
|
#define AR71XX_MISC_IRQ_PERFC (AR71XX_MISC_IRQ_BASE + 5)
|
|
#define AR71XX_MISC_IRQ_OHCI (AR71XX_MISC_IRQ_BASE + 6)
|
|
#define AR71XX_MISC_IRQ_DMA (AR71XX_MISC_IRQ_BASE + 7)
|
|
|
|
#define AR71XX_GPIO_IRQ(_x) (AR71XX_GPIO_IRQ_BASE + (_x))
|
|
|
|
#define AR71XX_PCI_IRQ_DEV0 (AR71XX_PCI_IRQ_BASE + 0)
|
|
#define AR71XX_PCI_IRQ_DEV1 (AR71XX_PCI_IRQ_BASE + 1)
|
|
#define AR71XX_PCI_IRQ_DEV2 (AR71XX_PCI_IRQ_BASE + 2)
|
|
#define AR71XX_PCI_IRQ_CORE (AR71XX_PCI_IRQ_BASE + 3)
|
|
|
|
extern u32 ar71xx_ahb_freq;
|
|
extern u32 ar71xx_cpu_freq;
|
|
extern u32 ar71xx_ddr_freq;
|
|
|
|
enum ar71xx_soc_type {
|
|
AR71XX_SOC_UNKNOWN,
|
|
AR71XX_SOC_AR7130,
|
|
AR71XX_SOC_AR7141,
|
|
AR71XX_SOC_AR7161,
|
|
AR71XX_SOC_AR9130,
|
|
AR71XX_SOC_AR9132
|
|
};
|
|
|
|
extern enum ar71xx_soc_type ar71xx_soc;
|
|
|
|
extern unsigned long ar71xx_mach_type;
|
|
|
|
#define AR71XX_MACH_GENERIC 0
|
|
#define AR71XX_MACH_WP543 1 /* Compex WP543 */
|
|
#define AR71XX_MACH_RB_411 2 /* MikroTik RouterBOARD 411/411A/411AH */
|
|
#define AR71XX_MACH_RB_433 3 /* MikroTik RouterBOARD 433/433AH */
|
|
#define AR71XX_MACH_RB_450 4 /* MikroTik RouterBOARD 450 */
|
|
#define AR71XX_MACH_RB_493 5 /* Mikrotik RouterBOARD 493/493AH */
|
|
#define AR71XX_MACH_AW_NR580 6 /* AzureWave AW-NR580 */
|
|
#define AR71XX_MACH_AP83 7 /* Atheros AP83 */
|
|
#define AR71XX_MACH_TEW_632BRP 8 /* TRENDnet TEW-632BRP */
|
|
|
|
/*
|
|
* PLL block
|
|
*/
|
|
#define AR71XX_PLL_REG_CPU_CONFIG 0x00
|
|
#define AR71XX_PLL_REG_SEC_CONFIG 0x04
|
|
#define AR71XX_PLL_REG_ETH0_INT_CLOCK 0x10
|
|
#define AR71XX_PLL_REG_ETH1_INT_CLOCK 0x14
|
|
|
|
#define AR71XX_PLL_DIV_SHIFT 3
|
|
#define AR71XX_PLL_DIV_MASK 0x1f
|
|
#define AR71XX_CPU_DIV_SHIFT 16
|
|
#define AR71XX_CPU_DIV_MASK 0x3
|
|
#define AR71XX_DDR_DIV_SHIFT 18
|
|
#define AR71XX_DDR_DIV_MASK 0x3
|
|
#define AR71XX_AHB_DIV_SHIFT 20
|
|
#define AR71XX_AHB_DIV_MASK 0x7
|
|
|
|
#define AR71XX_ETH0_PLL_SHIFT 17
|
|
#define AR71XX_ETH1_PLL_SHIFT 19
|
|
|
|
#define AR91XX_PLL_REG_CPU_CONFIG 0x00
|
|
#define AR91XX_PLL_REG_ETH_CONFIG 0x04
|
|
#define AR91XX_PLL_REG_ETH0_INT_CLOCK 0x14
|
|
#define AR91XX_PLL_REG_ETH1_INT_CLOCK 0x18
|
|
|
|
#define AR91XX_PLL_DIV_SHIFT 0
|
|
#define AR91XX_PLL_DIV_MASK 0x3ff
|
|
#define AR91XX_DDR_DIV_SHIFT 22
|
|
#define AR91XX_DDR_DIV_MASK 0x3
|
|
#define AR91XX_AHB_DIV_SHIFT 19
|
|
#define AR91XX_AHB_DIV_MASK 0x1
|
|
|
|
#define AR91XX_ETH0_PLL_SHIFT 20
|
|
#define AR91XX_ETH1_PLL_SHIFT 22
|
|
|
|
extern void __iomem *ar71xx_pll_base;
|
|
|
|
static inline void ar71xx_pll_wr(unsigned reg, u32 val)
|
|
{
|
|
__raw_writel(val, ar71xx_pll_base + reg);
|
|
}
|
|
|
|
static inline u32 ar71xx_pll_rr(unsigned reg)
|
|
{
|
|
return __raw_readl(ar71xx_pll_base + reg);
|
|
}
|
|
|
|
/*
|
|
* USB_CONFIG block
|
|
*/
|
|
#define USB_CTRL_REG_FLADJ 0x00
|
|
#define USB_CTRL_REG_CONFIG 0x04
|
|
|
|
extern void __iomem *ar71xx_usb_ctrl_base;
|
|
|
|
static inline void ar71xx_usb_ctrl_wr(unsigned reg, u32 val)
|
|
{
|
|
__raw_writel(val, ar71xx_usb_ctrl_base + reg);
|
|
}
|
|
|
|
static inline u32 ar71xx_usb_ctrl_rr(unsigned reg)
|
|
{
|
|
return __raw_readl(ar71xx_usb_ctrl_base + reg);
|
|
}
|
|
|
|
extern void ar71xx_add_device_usb(void) __init;
|
|
|
|
/*
|
|
* GPIO block
|
|
*/
|
|
#define GPIO_REG_OE 0x00
|
|
#define GPIO_REG_IN 0x04
|
|
#define GPIO_REG_OUT 0x08
|
|
#define GPIO_REG_SET 0x0c
|
|
#define GPIO_REG_CLEAR 0x10
|
|
#define GPIO_REG_INT_MODE 0x14
|
|
#define GPIO_REG_INT_TYPE 0x18
|
|
#define GPIO_REG_INT_POLARITY 0x1c
|
|
#define GPIO_REG_INT_PENDING 0x20
|
|
#define GPIO_REG_INT_ENABLE 0x24
|
|
#define GPIO_REG_FUNC 0x28
|
|
|
|
#define GPIO_FUNC_STEREO_EN BIT(17)
|
|
#define GPIO_FUNC_SLIC_EN BIT(16)
|
|
#define GPIO_FUNC_SPI_CS1_EN BIT(15)
|
|
#define GPIO_FUNC_SPI_CS0_EN BIT(14)
|
|
#define GPIO_FUNC_SPI_EN BIT(13)
|
|
#define GPIO_FUNC_UART_EN BIT(8)
|
|
#define GPIO_FUNC_USB_OC_EN BIT(4)
|
|
#define GPIO_FUNC_USB_CLK_EN BIT(0)
|
|
|
|
#define AR71XX_GPIO_COUNT 16
|
|
#define AR91XX_GPIO_COUNT 22
|
|
|
|
extern void __iomem *ar71xx_gpio_base;
|
|
|
|
static inline void ar71xx_gpio_wr(unsigned reg, u32 value)
|
|
{
|
|
__raw_writel(value, ar71xx_gpio_base + reg);
|
|
}
|
|
|
|
static inline u32 ar71xx_gpio_rr(unsigned reg)
|
|
{
|
|
return __raw_readl(ar71xx_gpio_base + reg);
|
|
}
|
|
|
|
extern void ar71xx_gpio_init(void) __init;
|
|
extern void ar71xx_gpio_function_enable(u32 mask);
|
|
extern void ar71xx_gpio_function_disable(u32 mask);
|
|
|
|
/*
|
|
* DDR_CTRL block
|
|
*/
|
|
#define AR71XX_DDR_REG_PCI_WIN0 0x7c
|
|
#define AR71XX_DDR_REG_PCI_WIN1 0x80
|
|
#define AR71XX_DDR_REG_PCI_WIN2 0x84
|
|
#define AR71XX_DDR_REG_PCI_WIN3 0x88
|
|
#define AR71XX_DDR_REG_PCI_WIN4 0x8c
|
|
#define AR71XX_DDR_REG_PCI_WIN5 0x90
|
|
#define AR71XX_DDR_REG_PCI_WIN6 0x94
|
|
#define AR71XX_DDR_REG_PCI_WIN7 0x98
|
|
#define AR71XX_DDR_REG_FLUSH_GE0 0x9c
|
|
#define AR71XX_DDR_REG_FLUSH_GE1 0xa0
|
|
#define AR71XX_DDR_REG_FLUSH_USB 0xa4
|
|
#define AR71XX_DDR_REG_FLUSH_PCI 0xa8
|
|
|
|
#define AR91XX_DDR_REG_FLUSH_GE0 0x7c
|
|
#define AR91XX_DDR_REG_FLUSH_GE1 0x80
|
|
#define AR91XX_DDR_REG_FLUSH_USB 0x84
|
|
#define AR91XX_DDR_REG_FLUSH_WMAC 0x88
|
|
|
|
#define PCI_WIN0_OFFS 0x10000000
|
|
#define PCI_WIN1_OFFS 0x11000000
|
|
#define PCI_WIN2_OFFS 0x12000000
|
|
#define PCI_WIN3_OFFS 0x13000000
|
|
#define PCI_WIN4_OFFS 0x14000000
|
|
#define PCI_WIN5_OFFS 0x15000000
|
|
#define PCI_WIN6_OFFS 0x16000000
|
|
#define PCI_WIN7_OFFS 0x07000000
|
|
|
|
extern void __iomem *ar71xx_ddr_base;
|
|
|
|
static inline void ar71xx_ddr_wr(unsigned reg, u32 val)
|
|
{
|
|
__raw_writel(val, ar71xx_ddr_base + reg);
|
|
}
|
|
|
|
static inline u32 ar71xx_ddr_rr(unsigned reg)
|
|
{
|
|
return __raw_readl(ar71xx_ddr_base + reg);
|
|
}
|
|
|
|
extern void ar71xx_ddr_flush(u32 reg);
|
|
|
|
/*
|
|
* PCI block
|
|
*/
|
|
#define AR71XX_PCI_CFG_BASE (AR71XX_PCI_MEM_BASE + PCI_WIN7_OFFS + 0x10000)
|
|
#define AR71XX_PCI_CFG_SIZE 0x100
|
|
|
|
#define PCI_REG_CRP_AD_CBE 0x00
|
|
#define PCI_REG_CRP_WRDATA 0x04
|
|
#define PCI_REG_CRP_RDDATA 0x08
|
|
#define PCI_REG_CFG_AD 0x0c
|
|
#define PCI_REG_CFG_CBE 0x10
|
|
#define PCI_REG_CFG_WRDATA 0x14
|
|
#define PCI_REG_CFG_RDDATA 0x18
|
|
#define PCI_REG_PCI_ERR 0x1c
|
|
#define PCI_REG_PCI_ERR_ADDR 0x20
|
|
#define PCI_REG_AHB_ERR 0x24
|
|
#define PCI_REG_AHB_ERR_ADDR 0x28
|
|
|
|
#define PCI_CRP_CMD_WRITE 0x00010000
|
|
#define PCI_CRP_CMD_READ 0x00000000
|
|
#define PCI_CFG_CMD_READ 0x0000000a
|
|
#define PCI_CFG_CMD_WRITE 0x0000000b
|
|
|
|
#define PCI_IDSEL_ADL_START 17
|
|
|
|
/*
|
|
* RESET block
|
|
*/
|
|
#define AR71XX_RESET_REG_TIMER 0x00
|
|
#define AR71XX_RESET_REG_TIMER_RELOAD 0x04
|
|
#define AR71XX_RESET_REG_WDOG_CTRL 0x08
|
|
#define AR71XX_RESET_REG_WDOG 0x0c
|
|
#define AR71XX_RESET_REG_MISC_INT_STATUS 0x10
|
|
#define AR71XX_RESET_REG_MISC_INT_ENABLE 0x14
|
|
#define AR71XX_RESET_REG_PCI_INT_STATUS 0x18
|
|
#define AR71XX_RESET_REG_PCI_INT_ENABLE 0x1c
|
|
#define AR71XX_RESET_REG_GLOBAL_INT_STATUS 0x20
|
|
#define AR71XX_RESET_REG_RESET_MODULE 0x24
|
|
#define AR71XX_RESET_REG_PERFC_CTRL 0x2c
|
|
#define AR71XX_RESET_REG_PERFC0 0x30
|
|
#define AR71XX_RESET_REG_PERFC1 0x34
|
|
#define AR71XX_RESET_REG_REV_ID 0x90
|
|
|
|
#define AR91XX_RESET_REG_GLOBAL_INT_STATUS 0x18
|
|
#define AR91XX_RESET_REG_RESET_MODULE 0x1c
|
|
#define AR91XX_RESET_REG_PERF_CTRL 0x20
|
|
#define AR91XX_RESET_REG_PERFC0 0x24
|
|
#define AR91XX_RESET_REG_PERFC1 0x28
|
|
|
|
#define WDOG_CTRL_LAST_RESET BIT(31)
|
|
#define WDOG_CTRL_ACTION_MASK 3
|
|
#define WDOG_CTRL_ACTION_NONE 0 /* no action */
|
|
#define WDOG_CTRL_ACTION_GPI 1 /* general purpose interrupt */
|
|
#define WDOG_CTRL_ACTION_NMI 2 /* NMI */
|
|
#define WDOG_CTRL_ACTION_FCR 3 /* full chip reset */
|
|
|
|
#define MISC_INT_DMA BIT(7)
|
|
#define MISC_INT_OHCI BIT(6)
|
|
#define MISC_INT_PERFC BIT(5)
|
|
#define MISC_INT_WDOG BIT(4)
|
|
#define MISC_INT_UART BIT(3)
|
|
#define MISC_INT_GPIO BIT(2)
|
|
#define MISC_INT_ERROR BIT(1)
|
|
#define MISC_INT_TIMER BIT(0)
|
|
|
|
#define PCI_INT_CORE BIT(4)
|
|
#define PCI_INT_DEV2 BIT(2)
|
|
#define PCI_INT_DEV1 BIT(1)
|
|
#define PCI_INT_DEV0 BIT(0)
|
|
|
|
#define RESET_MODULE_EXTERNAL BIT(28)
|
|
#define RESET_MODULE_FULL_CHIP BIT(24)
|
|
#define RESET_MODULE_CPU_NMI BIT(21)
|
|
#define RESET_MODULE_CPU_COLD BIT(20)
|
|
#define RESET_MODULE_DMA BIT(19)
|
|
#define RESET_MODULE_SLIC BIT(18)
|
|
#define RESET_MODULE_STEREO BIT(17)
|
|
#define RESET_MODULE_DDR BIT(16)
|
|
#define RESET_MODULE_GE1_MAC BIT(13)
|
|
#define RESET_MODULE_GE1_PHY BIT(12)
|
|
#define RESET_MODULE_USBSUS_OVERRIDE BIT(10)
|
|
#define RESET_MODULE_GE0_MAC BIT(9)
|
|
#define RESET_MODULE_GE0_PHY BIT(8)
|
|
#define RESET_MODULE_USB_OHCI_DLL BIT(6)
|
|
#define RESET_MODULE_USB_HOST BIT(5)
|
|
#define RESET_MODULE_USB_PHY BIT(4)
|
|
#define RESET_MODULE_PCI_BUS BIT(1)
|
|
#define RESET_MODULE_PCI_CORE BIT(0)
|
|
|
|
#define REV_ID_MASK 0xff
|
|
#define REV_ID_CHIP_MASK 0xf3
|
|
#define REV_ID_CHIP_AR7130 0xa0
|
|
#define REV_ID_CHIP_AR7141 0xa1
|
|
#define REV_ID_CHIP_AR7161 0xa2
|
|
#define REV_ID_CHIP_AR9130 0xb0
|
|
#define REV_ID_CHIP_AR9132 0xb1
|
|
|
|
#define REV_ID_REVISION_MASK 0x3
|
|
#define REV_ID_REVISION_SHIFT 2
|
|
|
|
extern void __iomem *ar71xx_reset_base;
|
|
|
|
static inline void ar71xx_reset_wr(unsigned reg, u32 val)
|
|
{
|
|
__raw_writel(val, ar71xx_reset_base + reg);
|
|
}
|
|
|
|
static inline u32 ar71xx_reset_rr(unsigned reg)
|
|
{
|
|
return __raw_readl(ar71xx_reset_base + reg);
|
|
}
|
|
|
|
extern void ar71xx_device_stop(u32 mask);
|
|
extern void ar71xx_device_start(u32 mask);
|
|
|
|
/*
|
|
* SPI block
|
|
*/
|
|
#define SPI_REG_FS 0x00 /* Function Select */
|
|
#define SPI_REG_CTRL 0x04 /* SPI Control */
|
|
#define SPI_REG_IOC 0x08 /* SPI I/O Control */
|
|
#define SPI_REG_RDS 0x0c /* Read Data Shift */
|
|
|
|
#define SPI_FS_GPIO BIT(0) /* Enable GPIO mode */
|
|
|
|
#define SPI_CTRL_RD BIT(6) /* Remap Disable */
|
|
#define SPI_CTRL_DIV_MASK 0x3f
|
|
|
|
#define SPI_IOC_DO BIT(0) /* Data Out pin */
|
|
#define SPI_IOC_CLK BIT(8) /* CLK pin */
|
|
#define SPI_IOC_CS(n) BIT(16 + (n))
|
|
#define SPI_IOC_CS0 SPI_IOC_CS(0)
|
|
#define SPI_IOC_CS1 SPI_IOC_CS(1)
|
|
#define SPI_IOC_CS2 SPI_IOC_CS(2)
|
|
#define SPI_IOC_CS_ALL (SPI_IOC_CS0 | SPI_IOC_CS1 | SPI_IOC_CS2)
|
|
|
|
/*
|
|
* MII_CTRL block
|
|
*/
|
|
#define MII_REG_MII0_CTRL 0x00
|
|
#define MII_REG_MII1_CTRL 0x04
|
|
|
|
#define MII0_CTRL_IF_GMII 0
|
|
#define MII0_CTRL_IF_MII 1
|
|
#define MII0_CTRL_IF_RGMII 2
|
|
#define MII0_CTRL_IF_RMII 3
|
|
|
|
#define MII1_CTRL_IF_RGMII 0
|
|
#define MII1_CTRL_IF_RMII 1
|
|
|
|
#endif /* __ASSEMBLER__ */
|
|
|
|
#endif /* __ASM_MACH_AR71XX_H */
|