mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-28 16:45:54 +02:00
796a9d1091
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@15242 3c298f89-4303-0410-b956-a3cf2f4a3e73
508 lines
14 KiB
C
508 lines
14 KiB
C
/*
|
|
* pcicfg.h: PCI configuration constants and structures.
|
|
*
|
|
* Copyright 2007, Broadcom Corporation
|
|
* All Rights Reserved.
|
|
*
|
|
* THIS SOFTWARE IS OFFERED "AS IS", AND BROADCOM GRANTS NO WARRANTIES OF ANY
|
|
* KIND, EXPRESS OR IMPLIED, BY STATUTE, COMMUNICATION OR OTHERWISE. BROADCOM
|
|
* SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
|
|
* FOR A SPECIFIC PURPOSE OR NONINFRINGEMENT CONCERNING THIS SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#ifndef _h_pcicfg_
|
|
#define _h_pcicfg_
|
|
|
|
/* The following inside ifndef's so we don't collide with NTDDK.H */
|
|
#ifndef PCI_MAX_BUS
|
|
#define PCI_MAX_BUS 0x100
|
|
#endif
|
|
#ifndef PCI_MAX_DEVICES
|
|
#define PCI_MAX_DEVICES 0x20
|
|
#endif
|
|
#ifndef PCI_MAX_FUNCTION
|
|
#define PCI_MAX_FUNCTION 0x8
|
|
#endif
|
|
|
|
#ifndef PCI_INVALID_VENDORID
|
|
#define PCI_INVALID_VENDORID 0xffff
|
|
#endif
|
|
#ifndef PCI_INVALID_DEVICEID
|
|
#define PCI_INVALID_DEVICEID 0xffff
|
|
#endif
|
|
|
|
|
|
/* Convert between bus-slot-function-register and config addresses */
|
|
|
|
#define PCICFG_BUS_SHIFT 16 /* Bus shift */
|
|
#define PCICFG_SLOT_SHIFT 11 /* Slot shift */
|
|
#define PCICFG_FUN_SHIFT 8 /* Function shift */
|
|
#define PCICFG_OFF_SHIFT 0 /* Register shift */
|
|
|
|
#define PCICFG_BUS_MASK 0xff /* Bus mask */
|
|
#define PCICFG_SLOT_MASK 0x1f /* Slot mask */
|
|
#define PCICFG_FUN_MASK 7 /* Function mask */
|
|
#define PCICFG_OFF_MASK 0xff /* Bus mask */
|
|
|
|
#define PCI_CONFIG_ADDR(b, s, f, o) \
|
|
((((b) & PCICFG_BUS_MASK) << PCICFG_BUS_SHIFT) \
|
|
| (((s) & PCICFG_SLOT_MASK) << PCICFG_SLOT_SHIFT) \
|
|
| (((f) & PCICFG_FUN_MASK) << PCICFG_FUN_SHIFT) \
|
|
| (((o) & PCICFG_OFF_MASK) << PCICFG_OFF_SHIFT))
|
|
|
|
#define PCI_CONFIG_BUS(a) (((a) >> PCICFG_BUS_SHIFT) & PCICFG_BUS_MASK)
|
|
#define PCI_CONFIG_SLOT(a) (((a) >> PCICFG_SLOT_SHIFT) & PCICFG_SLOT_MASK)
|
|
#define PCI_CONFIG_FUN(a) (((a) >> PCICFG_FUN_SHIFT) & PCICFG_FUN_MASK)
|
|
#define PCI_CONFIG_OFF(a) (((a) >> PCICFG_OFF_SHIFT) & PCICFG_OFF_MASK)
|
|
|
|
/* PCIE Config space accessing MACROS */
|
|
|
|
#define PCIECFG_BUS_SHIFT 24 /* Bus shift */
|
|
#define PCIECFG_SLOT_SHIFT 19 /* Slot/Device shift */
|
|
#define PCIECFG_FUN_SHIFT 16 /* Function shift */
|
|
#define PCIECFG_OFF_SHIFT 0 /* Register shift */
|
|
|
|
#define PCIECFG_BUS_MASK 0xff /* Bus mask */
|
|
#define PCIECFG_SLOT_MASK 0x1f /* Slot/Device mask */
|
|
#define PCIECFG_FUN_MASK 7 /* Function mask */
|
|
#define PCIECFG_OFF_MASK 0x3ff /* Register mask */
|
|
|
|
#define PCIE_CONFIG_ADDR(b, s, f, o) \
|
|
((((b) & PCIECFG_BUS_MASK) << PCIECFG_BUS_SHIFT) \
|
|
| (((s) & PCIECFG_SLOT_MASK) << PCIECFG_SLOT_SHIFT) \
|
|
| (((f) & PCIECFG_FUN_MASK) << PCIECFG_FUN_SHIFT) \
|
|
| (((o) & PCIECFG_OFF_MASK) << PCIECFG_OFF_SHIFT))
|
|
|
|
#define PCIE_CONFIG_BUS(a) (((a) >> PCIECFG_BUS_SHIFT) & PCIECFG_BUS_MASK)
|
|
#define PCIE_CONFIG_SLOT(a) (((a) >> PCIECFG_SLOT_SHIFT) & PCIECFG_SLOT_MASK)
|
|
#define PCIE_CONFIG_FUN(a) (((a) >> PCIECFG_FUN_SHIFT) & PCIECFG_FUN_MASK)
|
|
#define PCIE_CONFIG_OFF(a) (((a) >> PCIECFG_OFF_SHIFT) & PCIECFG_OFF_MASK)
|
|
|
|
/* The actual config space */
|
|
|
|
#define PCI_BAR_MAX 6
|
|
|
|
#define PCI_ROM_BAR 8
|
|
|
|
#define PCR_RSVDA_MAX 2
|
|
|
|
/* Bits in PCI bars' flags */
|
|
|
|
#define PCIBAR_FLAGS 0xf
|
|
#define PCIBAR_IO 0x1
|
|
#define PCIBAR_MEM1M 0x2
|
|
#define PCIBAR_MEM64 0x4
|
|
#define PCIBAR_PREFETCH 0x8
|
|
#define PCIBAR_MEM32_MASK 0xFFFFFF80
|
|
|
|
/* pci config status reg has a bit to indicate that capability ptr is present */
|
|
|
|
#define PCI_CAPPTR_PRESENT 0x0010
|
|
|
|
typedef struct _pci_config_regs {
|
|
unsigned short vendor;
|
|
unsigned short device;
|
|
unsigned short command;
|
|
unsigned short status;
|
|
unsigned char rev_id;
|
|
unsigned char prog_if;
|
|
unsigned char sub_class;
|
|
unsigned char base_class;
|
|
unsigned char cache_line_size;
|
|
unsigned char latency_timer;
|
|
unsigned char header_type;
|
|
unsigned char bist;
|
|
unsigned long base[PCI_BAR_MAX];
|
|
unsigned long cardbus_cis;
|
|
unsigned short subsys_vendor;
|
|
unsigned short subsys_id;
|
|
unsigned long baserom;
|
|
unsigned long rsvd_a[PCR_RSVDA_MAX];
|
|
unsigned char int_line;
|
|
unsigned char int_pin;
|
|
unsigned char min_gnt;
|
|
unsigned char max_lat;
|
|
unsigned char dev_dep[192];
|
|
} pci_config_regs;
|
|
|
|
#define SZPCR (sizeof (pci_config_regs))
|
|
#define MINSZPCR 64 /* offsetof (dev_dep[0] */
|
|
|
|
/* A structure for the config registers is nice, but in most
|
|
* systems the config space is not memory mapped, so we need
|
|
* filed offsetts. :-(
|
|
*/
|
|
#define PCI_CFG_VID 0
|
|
#define PCI_CFG_DID 2
|
|
#define PCI_CFG_CMD 4
|
|
#define PCI_CFG_STAT 6
|
|
#define PCI_CFG_REV 8
|
|
#define PCI_CFG_PROGIF 9
|
|
#define PCI_CFG_SUBCL 0xa
|
|
#define PCI_CFG_BASECL 0xb
|
|
#define PCI_CFG_CLSZ 0xc
|
|
#define PCI_CFG_LATTIM 0xd
|
|
#define PCI_CFG_HDR 0xe
|
|
#define PCI_CFG_BIST 0xf
|
|
#define PCI_CFG_BAR0 0x10
|
|
#define PCI_CFG_BAR1 0x14
|
|
#define PCI_CFG_BAR2 0x18
|
|
#define PCI_CFG_BAR3 0x1c
|
|
#define PCI_CFG_BAR4 0x20
|
|
#define PCI_CFG_BAR5 0x24
|
|
#define PCI_CFG_CIS 0x28
|
|
#define PCI_CFG_SVID 0x2c
|
|
#define PCI_CFG_SSID 0x2e
|
|
#define PCI_CFG_ROMBAR 0x30
|
|
#define PCI_CFG_CAPPTR 0x34
|
|
#define PCI_CFG_INT 0x3c
|
|
#define PCI_CFG_PIN 0x3d
|
|
#define PCI_CFG_MINGNT 0x3e
|
|
#define PCI_CFG_MAXLAT 0x3f
|
|
|
|
#ifdef __NetBSD__
|
|
#undef PCI_CLASS_DISPLAY
|
|
#undef PCI_CLASS_MEMORY
|
|
#undef PCI_CLASS_BRIDGE
|
|
#undef PCI_CLASS_INPUT
|
|
#undef PCI_CLASS_DOCK
|
|
#endif /* __NetBSD__ */
|
|
|
|
#ifdef EFI
|
|
#undef PCI_CLASS_BRIDGE
|
|
#undef PCI_CLASS_OLD
|
|
#undef PCI_CLASS_DISPLAY
|
|
#undef PCI_CLASS_SERIAL
|
|
#undef PCI_CLASS_SATELLITE
|
|
#endif /* EFI */
|
|
|
|
/* Classes and subclasses */
|
|
|
|
typedef enum {
|
|
PCI_CLASS_OLD = 0,
|
|
PCI_CLASS_DASDI,
|
|
PCI_CLASS_NET,
|
|
PCI_CLASS_DISPLAY,
|
|
PCI_CLASS_MMEDIA,
|
|
PCI_CLASS_MEMORY,
|
|
PCI_CLASS_BRIDGE,
|
|
PCI_CLASS_COMM,
|
|
PCI_CLASS_BASE,
|
|
PCI_CLASS_INPUT,
|
|
PCI_CLASS_DOCK,
|
|
PCI_CLASS_CPU,
|
|
PCI_CLASS_SERIAL,
|
|
PCI_CLASS_INTELLIGENT = 0xe,
|
|
PCI_CLASS_SATELLITE,
|
|
PCI_CLASS_CRYPT,
|
|
PCI_CLASS_DSP,
|
|
PCI_CLASS_XOR = 0xfe
|
|
} pci_classes;
|
|
|
|
typedef enum {
|
|
PCI_DASDI_SCSI,
|
|
PCI_DASDI_IDE,
|
|
PCI_DASDI_FLOPPY,
|
|
PCI_DASDI_IPI,
|
|
PCI_DASDI_RAID,
|
|
PCI_DASDI_OTHER = 0x80
|
|
} pci_dasdi_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_NET_ETHER,
|
|
PCI_NET_TOKEN,
|
|
PCI_NET_FDDI,
|
|
PCI_NET_ATM,
|
|
PCI_NET_OTHER = 0x80
|
|
} pci_net_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_DISPLAY_VGA,
|
|
PCI_DISPLAY_XGA,
|
|
PCI_DISPLAY_3D,
|
|
PCI_DISPLAY_OTHER = 0x80
|
|
} pci_display_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_MMEDIA_VIDEO,
|
|
PCI_MMEDIA_AUDIO,
|
|
PCI_MMEDIA_PHONE,
|
|
PCI_MEDIA_OTHER = 0x80
|
|
} pci_mmedia_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_MEMORY_RAM,
|
|
PCI_MEMORY_FLASH,
|
|
PCI_MEMORY_OTHER = 0x80
|
|
} pci_memory_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_BRIDGE_HOST,
|
|
PCI_BRIDGE_ISA,
|
|
PCI_BRIDGE_EISA,
|
|
PCI_BRIDGE_MC,
|
|
PCI_BRIDGE_PCI,
|
|
PCI_BRIDGE_PCMCIA,
|
|
PCI_BRIDGE_NUBUS,
|
|
PCI_BRIDGE_CARDBUS,
|
|
PCI_BRIDGE_RACEWAY,
|
|
PCI_BRIDGE_OTHER = 0x80
|
|
} pci_bridge_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_COMM_UART,
|
|
PCI_COMM_PARALLEL,
|
|
PCI_COMM_MULTIUART,
|
|
PCI_COMM_MODEM,
|
|
PCI_COMM_OTHER = 0x80
|
|
} pci_comm_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_BASE_PIC,
|
|
PCI_BASE_DMA,
|
|
PCI_BASE_TIMER,
|
|
PCI_BASE_RTC,
|
|
PCI_BASE_PCI_HOTPLUG,
|
|
PCI_BASE_OTHER = 0x80
|
|
} pci_base_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_INPUT_KBD,
|
|
PCI_INPUT_PEN,
|
|
PCI_INPUT_MOUSE,
|
|
PCI_INPUT_SCANNER,
|
|
PCI_INPUT_GAMEPORT,
|
|
PCI_INPUT_OTHER = 0x80
|
|
} pci_input_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_DOCK_GENERIC,
|
|
PCI_DOCK_OTHER = 0x80
|
|
} pci_dock_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_CPU_386,
|
|
PCI_CPU_486,
|
|
PCI_CPU_PENTIUM,
|
|
PCI_CPU_ALPHA = 0x10,
|
|
PCI_CPU_POWERPC = 0x20,
|
|
PCI_CPU_MIPS = 0x30,
|
|
PCI_CPU_COPROC = 0x40,
|
|
PCI_CPU_OTHER = 0x80
|
|
} pci_cpu_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_SERIAL_IEEE1394,
|
|
PCI_SERIAL_ACCESS,
|
|
PCI_SERIAL_SSA,
|
|
PCI_SERIAL_USB,
|
|
PCI_SERIAL_FIBER,
|
|
PCI_SERIAL_SMBUS,
|
|
PCI_SERIAL_OTHER = 0x80
|
|
} pci_serial_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_INTELLIGENT_I2O
|
|
} pci_intelligent_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_SATELLITE_TV,
|
|
PCI_SATELLITE_AUDIO,
|
|
PCI_SATELLITE_VOICE,
|
|
PCI_SATELLITE_DATA,
|
|
PCI_SATELLITE_OTHER = 0x80
|
|
} pci_satellite_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_CRYPT_NETWORK,
|
|
PCI_CRYPT_ENTERTAINMENT,
|
|
PCI_CRYPT_OTHER = 0x80
|
|
} pci_crypt_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_DSP_DPIO,
|
|
PCI_DSP_OTHER = 0x80
|
|
} pci_dsp_subclasses;
|
|
|
|
typedef enum {
|
|
PCI_XOR_QDMA,
|
|
PCI_XOR_OTHER = 0x80
|
|
} pci_xor_subclasses;
|
|
|
|
/* Header types */
|
|
typedef enum {
|
|
PCI_HEADER_NORMAL,
|
|
PCI_HEADER_BRIDGE,
|
|
PCI_HEADER_CARDBUS
|
|
} pci_header_types;
|
|
|
|
|
|
/* Overlay for a PCI-to-PCI bridge */
|
|
|
|
#define PPB_RSVDA_MAX 2
|
|
#define PPB_RSVDD_MAX 8
|
|
|
|
typedef struct _ppb_config_regs {
|
|
unsigned short vendor;
|
|
unsigned short device;
|
|
unsigned short command;
|
|
unsigned short status;
|
|
unsigned char rev_id;
|
|
unsigned char prog_if;
|
|
unsigned char sub_class;
|
|
unsigned char base_class;
|
|
unsigned char cache_line_size;
|
|
unsigned char latency_timer;
|
|
unsigned char header_type;
|
|
unsigned char bist;
|
|
unsigned long rsvd_a[PPB_RSVDA_MAX];
|
|
unsigned char prim_bus;
|
|
unsigned char sec_bus;
|
|
unsigned char sub_bus;
|
|
unsigned char sec_lat;
|
|
unsigned char io_base;
|
|
unsigned char io_lim;
|
|
unsigned short sec_status;
|
|
unsigned short mem_base;
|
|
unsigned short mem_lim;
|
|
unsigned short pf_mem_base;
|
|
unsigned short pf_mem_lim;
|
|
unsigned long pf_mem_base_hi;
|
|
unsigned long pf_mem_lim_hi;
|
|
unsigned short io_base_hi;
|
|
unsigned short io_lim_hi;
|
|
unsigned short subsys_vendor;
|
|
unsigned short subsys_id;
|
|
unsigned long rsvd_b;
|
|
unsigned char rsvd_c;
|
|
unsigned char int_pin;
|
|
unsigned short bridge_ctrl;
|
|
unsigned char chip_ctrl;
|
|
unsigned char diag_ctrl;
|
|
unsigned short arb_ctrl;
|
|
unsigned long rsvd_d[PPB_RSVDD_MAX];
|
|
unsigned char dev_dep[192];
|
|
} ppb_config_regs;
|
|
|
|
|
|
/* PCI CAPABILITY DEFINES */
|
|
#define PCI_CAP_POWERMGMTCAP_ID 0x01
|
|
#define PCI_CAP_MSICAP_ID 0x05
|
|
#define PCI_CAP_PCIECAP_ID 0x10
|
|
|
|
/* Data structure to define the Message Signalled Interrupt facility
|
|
* Valid for PCI and PCIE configurations
|
|
*/
|
|
typedef struct _pciconfig_cap_msi {
|
|
unsigned char capID;
|
|
unsigned char nextptr;
|
|
unsigned short msgctrl;
|
|
unsigned int msgaddr;
|
|
} pciconfig_cap_msi;
|
|
|
|
/* Data structure to define the Power managment facility
|
|
* Valid for PCI and PCIE configurations
|
|
*/
|
|
typedef struct _pciconfig_cap_pwrmgmt {
|
|
unsigned char capID;
|
|
unsigned char nextptr;
|
|
unsigned short pme_cap;
|
|
unsigned short pme_sts_ctrl;
|
|
unsigned char pme_bridge_ext;
|
|
unsigned char data;
|
|
} pciconfig_cap_pwrmgmt;
|
|
|
|
#define PME_CAP_PM_STATES (0x1f << 27) /* Bits 31:27 states that can generate PME */
|
|
#define PME_CSR_OFFSET 0x4 /* 4-bytes offset */
|
|
#define PME_CSR_PME_EN (1 << 8) /* Bit 8 Enable generating of PME */
|
|
#define PME_CSR_PME_STAT (1 << 15) /* Bit 15 PME got asserted */
|
|
|
|
/* Data structure to define the PCIE capability */
|
|
typedef struct _pciconfig_cap_pcie {
|
|
unsigned char capID;
|
|
unsigned char nextptr;
|
|
unsigned short pcie_cap;
|
|
unsigned int dev_cap;
|
|
unsigned short dev_ctrl;
|
|
unsigned short dev_status;
|
|
unsigned int link_cap;
|
|
unsigned short link_ctrl;
|
|
unsigned short link_status;
|
|
} pciconfig_cap_pcie;
|
|
|
|
/* PCIE Enhanced CAPABILITY DEFINES */
|
|
#define PCIE_EXTCFG_OFFSET 0x100
|
|
#define PCIE_ADVERRREP_CAPID 0x0001
|
|
#define PCIE_VC_CAPID 0x0002
|
|
#define PCIE_DEVSNUM_CAPID 0x0003
|
|
#define PCIE_PWRBUDGET_CAPID 0x0004
|
|
|
|
/* Header to define the PCIE specific capabilities in the extended config space */
|
|
typedef struct _pcie_enhanced_caphdr {
|
|
unsigned short capID;
|
|
unsigned short cap_ver : 4;
|
|
unsigned short next_ptr : 12;
|
|
} pcie_enhanced_caphdr;
|
|
|
|
|
|
/* Everything below is BRCM HND proprietary */
|
|
|
|
|
|
/* Brcm PCI configuration registers */
|
|
#define cap_list rsvd_a[0]
|
|
#define bar0_window dev_dep[0x80 - 0x40]
|
|
#define bar1_window dev_dep[0x84 - 0x40]
|
|
#define sprom_control dev_dep[0x88 - 0x40]
|
|
|
|
#define PCI_BAR0_WIN 0x80 /* backplane addres space accessed by BAR0 */
|
|
#define PCI_BAR1_WIN 0x84 /* backplane addres space accessed by BAR1 */
|
|
#define PCI_SPROM_CONTROL 0x88 /* sprom property control */
|
|
#define PCI_BAR1_CONTROL 0x8c /* BAR1 region burst control */
|
|
#define PCI_INT_STATUS 0x90 /* PCI and other cores interrupts */
|
|
#define PCI_INT_MASK 0x94 /* mask of PCI and other cores interrupts */
|
|
#define PCI_TO_SB_MB 0x98 /* signal backplane interrupts */
|
|
#define PCI_BACKPLANE_ADDR 0xA0 /* address an arbitrary location on the system backplane */
|
|
#define PCI_BACKPLANE_DATA 0xA4 /* data at the location specified by above address */
|
|
#define PCI_GPIO_IN 0xb0 /* pci config space gpio input (>=rev3) */
|
|
#define PCI_GPIO_OUT 0xb4 /* pci config space gpio output (>=rev3) */
|
|
#define PCI_GPIO_OUTEN 0xb8 /* pci config space gpio output enable (>=rev3) */
|
|
|
|
#define PCI_BAR0_SHADOW_OFFSET (2 * 1024) /* bar0 + 2K accesses sprom shadow (in pci core) */
|
|
#define PCI_BAR0_SPROM_OFFSET (4 * 1024) /* bar0 + 4K accesses external sprom */
|
|
#define PCI_BAR0_PCIREGS_OFFSET (6 * 1024) /* bar0 + 6K accesses pci core registers */
|
|
#define PCI_BAR0_PCISBR_OFFSET (4 * 1024) /* pci core SB registers are at the end of the
|
|
* 8KB window, so their address is the "regular"
|
|
* address plus 4K
|
|
*/
|
|
#define PCI_BAR0_WINSZ (16 * 1024) /* bar0 window size Match with corerev 13 */
|
|
|
|
/* On pci corerev >= 13 and all pcie, the bar0 is now 16KB and it maps: */
|
|
#define PCI_16KB0_PCIREGS_OFFSET (8 * 1024) /* bar0 + 8K accesses pci/pcie core registers */
|
|
#define PCI_16KB0_CCREGS_OFFSET (12 * 1024) /* bar0 + 12K accesses chipc core registers */
|
|
#define PCI_16KBB0_WINSZ (16 * 1024) /* bar0 window size */
|
|
|
|
/* PCI_INT_STATUS */
|
|
#define PCI_SBIM_STATUS_SERR 0x4 /* backplane SBErr interrupt status */
|
|
|
|
/* PCI_INT_MASK */
|
|
#define PCI_SBIM_SHIFT 8 /* backplane core interrupt mask bits offset */
|
|
#define PCI_SBIM_MASK 0xff00 /* backplane core interrupt mask */
|
|
#define PCI_SBIM_MASK_SERR 0x4 /* backplane SBErr interrupt mask */
|
|
|
|
/* PCI_SPROM_CONTROL */
|
|
#define SPROM_SZ_MSK 0x02 /* SPROM Size Mask */
|
|
#define SPROM_LOCKED 0x08 /* SPROM Locked */
|
|
#define SPROM_BLANK 0x04 /* indicating a blank SPROM */
|
|
#define SPROM_WRITEEN 0x10 /* SPROM write enable */
|
|
#define SPROM_BOOTROM_WE 0x20 /* external bootrom write enable */
|
|
#define SPROM_OTPIN_USE 0x80 /* device OTP In use */
|
|
|
|
#define SPROM_SIZE 256 /* sprom size in 16-bit */
|
|
#define SPROM_CRC_RANGE 64 /* crc cover range in 16-bit */
|
|
|
|
/* PCI_CFG_CMD_STAT */
|
|
#define PCI_CFG_CMD_STAT_TA 0x08000000 /* target abort status */
|
|
|
|
#endif /* _h_pcicfg_ */
|