mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-09-20 02:24:45 +03:00
184510d772
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@17971 3c298f89-4303-0410-b956-a3cf2f4a3e73
247 lines
6.9 KiB
C
247 lines
6.9 KiB
C
/*
|
|
* Ralink RT288x SoC PCI register definitions
|
|
*
|
|
* Copyright (C) 2009 John Crispin <blogic@openwrt.org>
|
|
* Copyright (C) 2009 Gabor Juhos <juhosg@openwrt.org>
|
|
*
|
|
* Parts of this file are based on Ralink's 2.6.21 BSP
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/io.h>
|
|
#include <linux/init.h>
|
|
|
|
#include <asm/mach-ralink/rt288x.h>
|
|
#include <asm/mach-ralink/rt288x_regs.h>
|
|
|
|
#define RT2880_PCI_MEM_BASE 0x20000000
|
|
#define RT2880_PCI_MEM_SIZE 0x10000000
|
|
#define RT2880_PCI_IO_BASE 0x00460000
|
|
#define RT2880_PCI_IO_SIZE 0x00010000
|
|
|
|
#define RT2880_PCI_REG_PCICFG_ADDR 0x00
|
|
#define RT2880_PCI_REG_PCIMSK_ADDR 0x0c
|
|
#define RT2880_PCI_REG_BAR0SETUP_ADDR 0x10
|
|
#define RT2880_PCI_REG_IMBASEBAR0_ADDR 0x18
|
|
#define RT2880_PCI_REG_CONFIG_ADDR 0x20
|
|
#define RT2880_PCI_REG_CONFIG_DATA 0x24
|
|
#define RT2880_PCI_REG_MEMBASE 0x28
|
|
#define RT2880_PCI_REG_IOBASE 0x2c
|
|
#define RT2880_PCI_REG_ID 0x30
|
|
#define RT2880_PCI_REG_CLASS 0x34
|
|
#define RT2880_PCI_REG_SUBID 0x38
|
|
#define RT2880_PCI_REG_ARBCTL 0x80
|
|
|
|
#define PCI_ACCESS_READ 0
|
|
#define PCI_ACCESS_WRITE 1
|
|
|
|
static void __iomem *rt2880_pci_base;
|
|
static DEFINE_SPINLOCK(rt2880_pci_lock);
|
|
|
|
static u32 rt2880_pci_reg_read(u32 reg)
|
|
{
|
|
return readl(rt2880_pci_base + reg);
|
|
}
|
|
|
|
static void rt2880_pci_reg_write(u32 val, u32 reg)
|
|
{
|
|
writel(val, rt2880_pci_base + reg);
|
|
}
|
|
|
|
static void config_access(unsigned char access_type, struct pci_bus *bus,
|
|
unsigned int devfn, unsigned char where, u32 *data)
|
|
{
|
|
unsigned int slot = PCI_SLOT(devfn);
|
|
unsigned int address;
|
|
u8 func = PCI_FUNC(devfn);
|
|
|
|
address = (bus->number << 16) | (slot << 11) | (func << 8) |
|
|
(where & 0xfc) | 0x80000000;
|
|
|
|
rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
|
|
if (access_type == PCI_ACCESS_WRITE)
|
|
rt2880_pci_reg_write(*data, RT2880_PCI_REG_CONFIG_DATA);
|
|
else
|
|
*data = rt2880_pci_reg_read(RT2880_PCI_REG_CONFIG_DATA);
|
|
}
|
|
|
|
static int rt2880_pci_config_read(struct pci_bus *bus, unsigned int devfn,
|
|
int where, int size, u32 *val)
|
|
{
|
|
unsigned long flags;
|
|
u32 data = 0;
|
|
|
|
spin_lock_irqsave(&rt2880_pci_lock, flags);
|
|
config_access(PCI_ACCESS_READ, bus, devfn, where, &data);
|
|
spin_unlock_irqrestore(&rt2880_pci_lock, flags);
|
|
|
|
if (size == 1)
|
|
*val = (data >> ((where & 3) << 3)) & 0xff;
|
|
else if (size == 2)
|
|
*val = (data >> ((where & 3) << 3)) & 0xffff;
|
|
else
|
|
*val = data;
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static int rt2880_pci_config_write(struct pci_bus *bus, unsigned int devfn,
|
|
int where, int size, u32 val)
|
|
{
|
|
unsigned long flags;
|
|
u32 data = 0;
|
|
|
|
spin_lock_irqsave(&rt2880_pci_lock, flags);
|
|
if (size == 4) {
|
|
data = val;
|
|
} else {
|
|
config_access(PCI_ACCESS_READ, bus, devfn, where, &data);
|
|
if (size == 1)
|
|
data = (data & ~(0xff << ((where & 3) << 3))) |
|
|
(val << ((where & 3) << 3));
|
|
else if (size == 2)
|
|
data = (data & ~(0xffff << ((where & 3) << 3))) |
|
|
(val << ((where & 3) << 3));
|
|
}
|
|
|
|
config_access(PCI_ACCESS_WRITE, bus, devfn, where, &data);
|
|
spin_unlock_irqrestore(&rt2880_pci_lock, flags);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static struct pci_ops rt2880_pci_ops = {
|
|
.read = rt2880_pci_config_read,
|
|
.write = rt2880_pci_config_write,
|
|
};
|
|
|
|
static struct resource rt2880_pci_io_resource = {
|
|
.name = "PCI MEM space",
|
|
.start = RT2880_PCI_MEM_BASE,
|
|
.end = RT2880_PCI_MEM_BASE + RT2880_PCI_MEM_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct resource rt2880_pci_mem_resource = {
|
|
.name = "PCI IO space",
|
|
.start = RT2880_PCI_IO_BASE,
|
|
.end = RT2880_PCI_IO_BASE + RT2880_PCI_IO_SIZE - 1,
|
|
.flags = IORESOURCE_IO,
|
|
};
|
|
|
|
static struct pci_controller rt2880_pci_controller = {
|
|
.pci_ops = &rt2880_pci_ops,
|
|
.mem_resource = &rt2880_pci_io_resource,
|
|
.io_resource = &rt2880_pci_mem_resource,
|
|
};
|
|
|
|
static inline void read_config(unsigned long bus, unsigned long dev,
|
|
unsigned long func, unsigned long reg,
|
|
unsigned long *val)
|
|
{
|
|
unsigned long address;
|
|
unsigned long flags;
|
|
|
|
address = (bus << 16) | (dev << 11) | (func << 8) | (reg & 0xfc) |
|
|
0x80000000;
|
|
|
|
spin_lock_irqsave(&rt2880_pci_lock, flags);
|
|
rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
|
|
*val = rt2880_pci_reg_read(RT2880_PCI_REG_CONFIG_DATA);
|
|
spin_unlock_irqrestore(&rt2880_pci_lock, flags);
|
|
}
|
|
|
|
static inline void write_config(unsigned long bus, unsigned long dev,
|
|
unsigned long func, unsigned long reg,
|
|
unsigned long val)
|
|
{
|
|
unsigned long address;
|
|
unsigned long flags;
|
|
|
|
address = (bus << 16) | (dev << 11) | (func << 8) | (reg & 0xfc) |
|
|
0x80000000;
|
|
|
|
spin_lock_irqsave(&rt2880_pci_lock, flags);
|
|
rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
|
|
rt2880_pci_reg_write(val, RT2880_PCI_REG_CONFIG_DATA);
|
|
spin_unlock_irqrestore(&rt2880_pci_lock, flags);
|
|
}
|
|
|
|
int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
|
{
|
|
u16 cmd;
|
|
unsigned long val;
|
|
int irq = -1;
|
|
|
|
if (dev->bus->number != 0)
|
|
return 0;
|
|
|
|
switch (PCI_SLOT(dev->devfn)) {
|
|
case 0x00:
|
|
write_config(0, 0, 0, PCI_BASE_ADDRESS_0, 0x08000000);
|
|
read_config(0, 0, 0, PCI_BASE_ADDRESS_0, &val);
|
|
break;
|
|
case 0x11:
|
|
irq = RT288X_CPU_IRQ_PCI;
|
|
break;
|
|
default:
|
|
printk("%s:%s[%d] trying to alloc unknown pci irq\n",
|
|
__FILE__, __func__, __LINE__);
|
|
BUG();
|
|
break;
|
|
}
|
|
|
|
pci_write_config_byte((struct pci_dev*)dev, PCI_CACHE_LINE_SIZE, 0x14);
|
|
pci_write_config_byte((struct pci_dev*)dev, PCI_LATENCY_TIMER, 0xFF);
|
|
pci_read_config_word((struct pci_dev*)dev, PCI_COMMAND, &cmd);
|
|
cmd |= PCI_COMMAND_MASTER | PCI_COMMAND_IO | PCI_COMMAND_MEMORY |
|
|
PCI_COMMAND_INVALIDATE | PCI_COMMAND_FAST_BACK |
|
|
PCI_COMMAND_SERR | PCI_COMMAND_WAIT | PCI_COMMAND_PARITY;
|
|
pci_write_config_word((struct pci_dev*)dev, PCI_COMMAND, cmd);
|
|
pci_write_config_byte((struct pci_dev*)dev, PCI_INTERRUPT_LINE,
|
|
dev->irq);
|
|
return irq;
|
|
}
|
|
|
|
static int __init rt2880_pci_init(void)
|
|
{
|
|
unsigned long val = 0;
|
|
int i;
|
|
|
|
rt2880_pci_base = ioremap_nocache(RT2880_PCI_BASE, PAGE_SIZE);
|
|
|
|
rt2880_pci_reg_write(0, RT2880_PCI_REG_PCICFG_ADDR);
|
|
for(i = 0; i < 0xfffff; i++) {}
|
|
|
|
rt2880_pci_reg_write(0x79, RT2880_PCI_REG_ARBCTL);
|
|
rt2880_pci_reg_write(0x07FF0001, RT2880_PCI_REG_BAR0SETUP_ADDR);
|
|
rt2880_pci_reg_write(RT2880_PCI_MEM_BASE, RT2880_PCI_REG_MEMBASE);
|
|
rt2880_pci_reg_write(RT2880_PCI_IO_BASE, RT2880_PCI_REG_IOBASE);
|
|
rt2880_pci_reg_write(0x08000000, RT2880_PCI_REG_IMBASEBAR0_ADDR);
|
|
rt2880_pci_reg_write(0x08021814, RT2880_PCI_REG_ID);
|
|
rt2880_pci_reg_write(0x00800001, RT2880_PCI_REG_CLASS);
|
|
rt2880_pci_reg_write(0x28801814, RT2880_PCI_REG_SUBID);
|
|
rt2880_pci_reg_write(0x000c0000, RT2880_PCI_REG_PCIMSK_ADDR);
|
|
write_config(0, 0, 0, PCI_BASE_ADDRESS_0, 0x08000000);
|
|
read_config(0, 0, 0, PCI_BASE_ADDRESS_0, &val);
|
|
|
|
register_pci_controller(&rt2880_pci_controller);
|
|
return 0;
|
|
}
|
|
|
|
int pcibios_plat_dev_init(struct pci_dev *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
struct pci_fixup pcibios_fixups[] = {
|
|
{0}
|
|
};
|
|
|
|
arch_initcall(rt2880_pci_init);
|