mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-09-12 17:50:14 +03:00
52696b5d81
* new mii bus code, mac0 and mac1 can use the mac0's miii bus from now on * swap eth0 & eth1 on RB433/450 git-svn-id: svn://svn.openwrt.org/openwrt/trunk@11995 3c298f89-4303-0410-b956-a3cf2f4a3e73
53 lines
1.3 KiB
C
53 lines
1.3 KiB
C
/*
|
|
* Atheros AR71xx SoC specific platform definitions
|
|
*
|
|
* Copyright (C) 2008 Gabor Juhos <juhosg@openwrt.org>
|
|
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_MACH_AR71XX_PLATFORM_H
|
|
#define __ASM_MACH_AR71XX_PLATFORM_H
|
|
|
|
#include <linux/if_ether.h>
|
|
#include <linux/skbuff.h>
|
|
#include <linux/phy.h>
|
|
#include <linux/spi/spi.h>
|
|
|
|
struct ag71xx_platform_data {
|
|
u32 reset_bit;
|
|
u32 flush_reg;
|
|
u32 phy_mask;
|
|
phy_interface_t phy_if_mode;
|
|
u32 mii_if;
|
|
u8 mac_addr[ETH_ALEN];
|
|
};
|
|
|
|
struct ag71xx_mdio_platform_data {
|
|
u32 phy_mask;
|
|
};
|
|
|
|
struct ar71xx_spi_platform_data {
|
|
unsigned bus_num;
|
|
unsigned num_chipselect;
|
|
u32 (*get_ioc_base)(u8 chip_select, int cs_high, int is_on);
|
|
};
|
|
|
|
#define AR71XX_SPI_CS_INACTIVE 0
|
|
#define AR71XX_SPI_CS_ACTIVE 1
|
|
|
|
extern void ar71xx_add_device_spi(struct ar71xx_spi_platform_data *pdata,
|
|
struct spi_board_info const *info,
|
|
unsigned n) __init;
|
|
|
|
extern void ar71xx_set_mac_base(char *mac_str) __init;
|
|
extern void ar71xx_add_device_eth(unsigned int id, phy_interface_t phy_if_mode,
|
|
u32 phy_mask) __init;
|
|
|
|
extern void ar71xx_add_device_mdio(u32 phy_mask) __init;
|
|
|
|
#endif /* __ASM_MACH_AR71XX_PLATFORM_H */
|