mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-28 10:47:30 +02:00
82da4199c3
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@11844 3c298f89-4303-0410-b956-a3cf2f4a3e73
123 lines
3.0 KiB
C
123 lines
3.0 KiB
C
/*
|
|
* Copyright 2002 Integrated Device Technology, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* GPIO register definition.
|
|
*
|
|
* Author : ryan.holmQVist@idt.com
|
|
* Date : 20011005
|
|
* Copyright (C) 2001, 2002 Ryan Holm <ryan.holmQVist@idt.com>
|
|
* Copyright (C) 2008 Florian Fainelli <florian@openwrt.org>
|
|
*/
|
|
|
|
#ifndef _RC32434_GPIO_H_
|
|
#define _RC32434_GPIO_H_
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct rb500_gpio_reg {
|
|
u32 gpiofunc; /* GPIO Function Register
|
|
* gpiofunc[x]==0 bit = gpio
|
|
* func[x]==1 bit = altfunc
|
|
*/
|
|
u32 gpiocfg; /* GPIO Configuration Register
|
|
* gpiocfg[x]==0 bit = input
|
|
* gpiocfg[x]==1 bit = output
|
|
*/
|
|
u32 gpiod; /* GPIO Data Register
|
|
* gpiod[x] read/write gpio pinX status
|
|
*/
|
|
u32 gpioilevel; /* GPIO Interrupt Status Register
|
|
* interrupt level (see gpioistat)
|
|
*/
|
|
u32 gpioistat; /* Gpio Interrupt Status Register
|
|
* istat[x] = (gpiod[x] == level[x])
|
|
* cleared in ISR (STICKY bits)
|
|
*/
|
|
u32 gpionmien; /* GPIO Non-maskable Interrupt Enable Register */
|
|
};
|
|
|
|
/* UART GPIO signals */
|
|
#define RC32434_UART0_SOUT (1 << 0)
|
|
#define RC32434_UART0_SIN (1 << 1)
|
|
#define RC32434_UART0_RTS (1 << 2)
|
|
#define RC32434_UART0_CTS (1 << 3)
|
|
|
|
/* M & P bus GPIO signals */
|
|
#define RC32434_MP_BIT_22 (1 << 4)
|
|
#define RC32434_MP_BIT_23 (1 << 5)
|
|
#define RC32434_MP_BIT_24 (1 << 6)
|
|
#define RC32434_MP_BIT_25 (1 << 7)
|
|
|
|
/* CPU GPIO signals */
|
|
#define RC32434_CPU_GPIO (1 << 8)
|
|
|
|
/* Reserved GPIO signals */
|
|
#define RC32434_AF_SPARE_6 (1 << 9)
|
|
#define RC32434_AF_SPARE_4 (1 << 10)
|
|
#define RC32434_AF_SPARE_3 (1 << 11)
|
|
#define RC32434_AF_SPARE_2 (1 << 12)
|
|
|
|
/* PCI messaging unit */
|
|
#define RC32434_PCI_MSU_GPIO (1 << 13)
|
|
|
|
extern int rb500_gpio_get_value(unsigned gpio);
|
|
extern void rb500_gpio_set_value(unsigned gpio, int value);
|
|
extern int rb500_gpio_direction_input(unsigned gpio);
|
|
extern int rb500_gpio_direction_output(unsigned gpio, int value);
|
|
extern void rb500_gpio_set_int_level(unsigned gpio, int value);
|
|
extern int rb500_gpio_get_int_level(unsigned gpio);
|
|
extern void rb500_gpio_set_int_status(unsigned gpio, int value);
|
|
extern int rb500_gpio_get_int_status(unsigned gpio);
|
|
extern void rb500_gpio_set_func(unsigned gpio, int value);
|
|
extern int rb500_gpio_get_func(unsigned gpio);
|
|
|
|
|
|
/* Wrappers for the arch-neutral GPIO API */
|
|
|
|
static inline int gpio_request(unsigned gpio, const char *label)
|
|
{
|
|
/* Not yet implemented */
|
|
return 0;
|
|
}
|
|
|
|
static inline void gpio_free(unsigned gpio)
|
|
{
|
|
/* Not yet implemented */
|
|
}
|
|
|
|
static inline int gpio_direction_input(unsigned gpio)
|
|
{
|
|
return rb500_gpio_direction_input(gpio);
|
|
}
|
|
|
|
static inline int gpio_direction_output(unsigned gpio, int value)
|
|
{
|
|
return rb500_gpio_direction_output(gpio, value);
|
|
}
|
|
|
|
static inline int gpio_get_value(unsigned gpio)
|
|
{
|
|
return rb500_gpio_get_value(gpio);
|
|
}
|
|
|
|
static inline void gpio_set_value(unsigned gpio, int value)
|
|
{
|
|
rb500_gpio_set_value(gpio, value);
|
|
}
|
|
|
|
static inline int gpio_to_irq(unsigned gpio)
|
|
{
|
|
return gpio;
|
|
}
|
|
|
|
static inline int irq_to_gpio(unsigned irq)
|
|
{
|
|
return irq;
|
|
}
|
|
|
|
/* For cansleep */
|
|
#include <asm-generic/gpio.h>
|
|
|
|
#endif /* _RC32434_GPIO_H_ */
|