mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-09-18 01:28:58 +03:00
4f531230a3
openwrt. this gives us the ability to better support different hardware models, without changing any external tar-balls. only et.o and wl.o is missing and is fetched from my webserver. git-svn-id: svn://svn.openwrt.org/openwrt/trunk/openwrt@379 3c298f89-4303-0410-b956-a3cf2f4a3e73
95 lines
3.8 KiB
C
95 lines
3.8 KiB
C
/*
|
|
* Misc utility routines for accessing chip-specific features
|
|
* of Broadcom HNBU SiliconBackplane-based chips.
|
|
*
|
|
* Copyright 2004, Broadcom Corporation
|
|
* All Rights Reserved.
|
|
*
|
|
* THIS SOFTWARE IS OFFERED "AS IS", AND BROADCOM GRANTS NO WARRANTIES OF ANY
|
|
* KIND, EXPRESS OR IMPLIED, BY STATUTE, COMMUNICATION OR OTHERWISE. BROADCOM
|
|
* SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
|
|
* FOR A SPECIFIC PURPOSE OR NONINFRINGEMENT CONCERNING THIS SOFTWARE.
|
|
*
|
|
* $Id$
|
|
*/
|
|
|
|
#ifndef _sbutils_h_
|
|
#define _sbutils_h_
|
|
|
|
/* Board styles (bustype) */
|
|
#define BOARDSTYLE_SOC 0 /* Silicon Backplane */
|
|
#define BOARDSTYLE_PCI 1 /* PCI/MiniPCI board */
|
|
#define BOARDSTYLE_PCMCIA 2 /* PCMCIA board */
|
|
#define BOARDSTYLE_CARDBUS 3 /* Cardbus board */
|
|
|
|
/*
|
|
* Many of the routines below take an 'sbh' handle as their first arg.
|
|
* Allocate this by calling sb_attach(). Free it by calling sb_detach().
|
|
* At any one time, the sbh is logically focused on one particular sb core
|
|
* (the "current core").
|
|
* Use sb_setcore() or sb_setcoreidx() to change the association to another core.
|
|
*/
|
|
|
|
/* exported externs */
|
|
extern void *sb_attach(uint pcidev, void *osh, void *regs, uint bustype, void *sdh, char **vars, int *varsz);
|
|
extern void *sb_kattach(void);
|
|
extern void sb_detach(void *sbh);
|
|
extern uint sb_chip(void *sbh);
|
|
extern uint sb_chiprev(void *sbh);
|
|
extern uint sb_chipcrev(void *sbh);
|
|
extern uint sb_chippkg(void *sbh);
|
|
extern uint sb_pcirev(void *sbh);
|
|
extern uint sb_pcmciarev(void *sbh);
|
|
extern uint sb_boardvendor(void *sbh);
|
|
extern uint sb_boardtype(void *sbh);
|
|
extern uint sb_boardstyle(void *sbh);
|
|
extern uint sb_bus(void *sbh);
|
|
extern uint sb_corelist(void *sbh, uint coreid[]);
|
|
extern uint sb_coreid(void *sbh);
|
|
extern uint sb_coreidx(void *sbh);
|
|
extern uint sb_coreunit(void *sbh);
|
|
extern uint sb_corevendor(void *sbh);
|
|
extern uint sb_corerev(void *sbh);
|
|
extern void *sb_coreregs(void *sbh);
|
|
extern uint32 sb_coreflags(void *sbh, uint32 mask, uint32 val);
|
|
extern uint32 sb_coreflagshi(void *sbh, uint32 mask, uint32 val);
|
|
extern bool sb_iscoreup(void *sbh);
|
|
extern void *sb_setcoreidx(void *sbh, uint coreidx);
|
|
extern void *sb_setcore(void *sbh, uint coreid, uint coreunit);
|
|
extern void sb_commit(void *sbh);
|
|
extern uint32 sb_base(uint32 admatch);
|
|
extern uint32 sb_size(uint32 admatch);
|
|
extern void sb_core_reset(void *sbh, uint32 bits);
|
|
extern void sb_core_tofixup(void *sbh);
|
|
extern void sb_core_disable(void *sbh, uint32 bits);
|
|
extern uint32 sb_clock_rate(uint32 pll_type, uint32 n, uint32 m);
|
|
extern uint32 sb_clock(void *sbh);
|
|
extern void sb_pci_setup(void *sbh, uint32 *dmaoffset, uint coremask);
|
|
extern void sb_pcmcia_init(void *sbh);
|
|
extern void sb_watchdog(void *sbh, uint ticks);
|
|
extern void *sb_gpiosetcore(void *sbh);
|
|
extern uint32 sb_gpiocontrol(void *sbh, uint32 mask, uint32 val);
|
|
extern uint32 sb_gpioouten(void *sbh, uint32 mask, uint32 val);
|
|
extern uint32 sb_gpioout(void *sbh, uint32 mask, uint32 val);
|
|
extern uint32 sb_gpioin(void *sbh);
|
|
extern uint32 sb_gpiointpolarity(void *sbh, uint32 mask, uint32 val);
|
|
extern uint32 sb_gpiointmask(void *sbh, uint32 mask, uint32 val);
|
|
extern bool sb_taclear(void *sbh);
|
|
extern void sb_pwrctl_init(void *sbh);
|
|
extern uint16 sb_pwrctl_fast_pwrup_delay(void *sbh);
|
|
extern bool sb_pwrctl_clk(void *sbh, uint mode);
|
|
extern int sb_pwrctl_xtal(void *sbh, uint what, bool on);
|
|
extern int sb_pwrctl_slowclk(void *sbh, bool set, uint *div);
|
|
extern void sb_register_intr_callback(void *sbh, void *intrsoff_fn, void *intrsrestore_fn, void *intrsenabled_fn, void *intr_arg);
|
|
|
|
/* pwrctl xtal what flags */
|
|
#define XTAL 0x1 /* primary crystal oscillator (2050) */
|
|
#define PLL 0x2 /* main chip pll */
|
|
|
|
/* pwrctl clk mode */
|
|
#define CLK_FAST 0 /* force fast (pll) clock */
|
|
#define CLK_SLOW 1 /* force slow clock */
|
|
#define CLK_DYNAMIC 2 /* enable dynamic power control */
|
|
|
|
#endif /* _sbutils_h_ */
|