mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-18 09:22:49 +02:00
c4723d07e6
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@33571 3c298f89-4303-0410-b956-a3cf2f4a3e73
248 lines
6.2 KiB
C
248 lines
6.2 KiB
C
/*
|
|
* Ralink RT305x SoC specific setup
|
|
*
|
|
* Copyright (C) 2008-2011 Gabor Juhos <juhosg@openwrt.org>
|
|
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
|
|
*
|
|
* Parts of this file are based on Ralink's 2.6.21 BSP
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
|
|
#include <asm/mipsregs.h>
|
|
|
|
#include <asm/mach-ralink/common.h>
|
|
#include <asm/mach-ralink/ramips_gpio.h>
|
|
#include <asm/mach-ralink/rt305x.h>
|
|
#include <asm/mach-ralink/rt305x_regs.h>
|
|
|
|
void __iomem * rt305x_sysc_base;
|
|
void __iomem * rt305x_memc_base;
|
|
enum rt305x_soc_type rt305x_soc;
|
|
|
|
static unsigned long rt5350_get_mem_size(void)
|
|
{
|
|
void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE);
|
|
unsigned long ret;
|
|
u32 t;
|
|
|
|
t = __raw_readl(sysc + SYSC_REG_SYSTEM_CONFIG);
|
|
t = (t >> RT5350_SYSCFG0_DRAM_SIZE_SHIFT) &
|
|
RT5350_SYSCFG0_DRAM_SIZE_MASK;
|
|
|
|
switch (t) {
|
|
case RT5350_SYSCFG0_DRAM_SIZE_2M:
|
|
ret = 2 * 1024 * 1024;
|
|
break;
|
|
case RT5350_SYSCFG0_DRAM_SIZE_8M:
|
|
ret = 8 * 1024 * 1024;
|
|
break;
|
|
case RT5350_SYSCFG0_DRAM_SIZE_16M:
|
|
ret = 16 * 1024 * 1024;
|
|
break;
|
|
case RT5350_SYSCFG0_DRAM_SIZE_32M:
|
|
ret = 32 * 1024 * 1024;
|
|
break;
|
|
case RT5350_SYSCFG0_DRAM_SIZE_64M:
|
|
ret = 64 * 1024 * 1024;
|
|
break;
|
|
default:
|
|
panic("rt5350: invalid DRAM size: %u", t);
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
void __init ramips_soc_prom_init(void)
|
|
{
|
|
void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE);
|
|
const char *name = "unknown";
|
|
u32 n0;
|
|
u32 n1;
|
|
u32 id;
|
|
|
|
n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0);
|
|
n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1);
|
|
|
|
if (n0 == RT3052_CHIP_NAME0 && n1 == RT3052_CHIP_NAME1) {
|
|
unsigned long icache_sets;
|
|
|
|
icache_sets = (read_c0_config1() >> 22) & 7;
|
|
if (icache_sets == 1) {
|
|
rt305x_soc = RT305X_SOC_RT3050;
|
|
name = "RT3050";
|
|
} else {
|
|
rt305x_soc = RT305X_SOC_RT3052;
|
|
name = "RT3052";
|
|
}
|
|
} else if (n0 == RT3350_CHIP_NAME0 && n1 == RT3350_CHIP_NAME1) {
|
|
rt305x_soc = RT305X_SOC_RT3350;
|
|
name = "RT3350";
|
|
} else if (n0 == RT3352_CHIP_NAME0 && n1 == RT3352_CHIP_NAME1) {
|
|
rt305x_soc = RT305X_SOC_RT3352;
|
|
name = "RT3352";
|
|
} else if (n0 == RT5350_CHIP_NAME0 && n1 == RT5350_CHIP_NAME1) {
|
|
rt305x_soc = RT305X_SOC_RT5350;
|
|
name = "RT5350";
|
|
} else {
|
|
panic("rt305x: unknown SoC, n0:%08x n1:%08x\n", n0, n1);
|
|
}
|
|
|
|
id = __raw_readl(sysc + SYSC_REG_CHIP_ID);
|
|
|
|
snprintf(ramips_sys_type, RAMIPS_SYS_TYPE_LEN,
|
|
"Ralink %s id:%u rev:%u",
|
|
name,
|
|
(id >> CHIP_ID_ID_SHIFT) & CHIP_ID_ID_MASK,
|
|
(id & CHIP_ID_REV_MASK));
|
|
|
|
ramips_mem_base = RT305X_SDRAM_BASE;
|
|
|
|
if (soc_is_rt5350()) {
|
|
ramips_get_mem_size = rt5350_get_mem_size;
|
|
} else if (soc_is_rt305x() || soc_is_rt3350() ) {
|
|
ramips_mem_size_min = RT305X_MEM_SIZE_MIN;
|
|
ramips_mem_size_max = RT305X_MEM_SIZE_MAX;
|
|
} else if (soc_is_rt3352()) {
|
|
ramips_mem_size_min = RT3352_MEM_SIZE_MIN;
|
|
ramips_mem_size_max = RT3352_MEM_SIZE_MAX;
|
|
} else {
|
|
BUG();
|
|
}
|
|
}
|
|
|
|
static struct ramips_gpio_chip rt305x_gpio_chips[] = {
|
|
{
|
|
.chip = {
|
|
.label = "RT305X-GPIO0",
|
|
.base = 0,
|
|
.ngpio = 24,
|
|
},
|
|
.regs = {
|
|
[RAMIPS_GPIO_REG_INT] = 0x00,
|
|
[RAMIPS_GPIO_REG_EDGE] = 0x04,
|
|
[RAMIPS_GPIO_REG_RENA] = 0x08,
|
|
[RAMIPS_GPIO_REG_FENA] = 0x0c,
|
|
[RAMIPS_GPIO_REG_DATA] = 0x20,
|
|
[RAMIPS_GPIO_REG_DIR] = 0x24,
|
|
[RAMIPS_GPIO_REG_POL] = 0x28,
|
|
[RAMIPS_GPIO_REG_SET] = 0x2c,
|
|
[RAMIPS_GPIO_REG_RESET] = 0x30,
|
|
[RAMIPS_GPIO_REG_TOGGLE] = 0x34,
|
|
},
|
|
.map_base = RT305X_PIO_BASE,
|
|
.map_size = RT305X_PIO_SIZE,
|
|
},
|
|
{
|
|
.chip = {
|
|
.label = "RT305X-GPIO1",
|
|
.base = 24,
|
|
.ngpio = 16,
|
|
},
|
|
.regs = {
|
|
[RAMIPS_GPIO_REG_INT] = 0x38,
|
|
[RAMIPS_GPIO_REG_EDGE] = 0x3c,
|
|
[RAMIPS_GPIO_REG_RENA] = 0x40,
|
|
[RAMIPS_GPIO_REG_FENA] = 0x44,
|
|
[RAMIPS_GPIO_REG_DATA] = 0x48,
|
|
[RAMIPS_GPIO_REG_DIR] = 0x4c,
|
|
[RAMIPS_GPIO_REG_POL] = 0x50,
|
|
[RAMIPS_GPIO_REG_SET] = 0x54,
|
|
[RAMIPS_GPIO_REG_RESET] = 0x58,
|
|
[RAMIPS_GPIO_REG_TOGGLE] = 0x5c,
|
|
},
|
|
.map_base = RT305X_PIO_BASE,
|
|
.map_size = RT305X_PIO_SIZE,
|
|
},
|
|
{
|
|
.chip = {
|
|
.label = "RT305X-GPIO2",
|
|
.base = 40,
|
|
.ngpio = 12,
|
|
},
|
|
.regs = {
|
|
[RAMIPS_GPIO_REG_INT] = 0x60,
|
|
[RAMIPS_GPIO_REG_EDGE] = 0x64,
|
|
[RAMIPS_GPIO_REG_RENA] = 0x68,
|
|
[RAMIPS_GPIO_REG_FENA] = 0x6c,
|
|
[RAMIPS_GPIO_REG_DATA] = 0x70,
|
|
[RAMIPS_GPIO_REG_DIR] = 0x74,
|
|
[RAMIPS_GPIO_REG_POL] = 0x78,
|
|
[RAMIPS_GPIO_REG_SET] = 0x7c,
|
|
[RAMIPS_GPIO_REG_RESET] = 0x80,
|
|
[RAMIPS_GPIO_REG_TOGGLE] = 0x84,
|
|
},
|
|
.map_base = RT305X_PIO_BASE,
|
|
.map_size = RT305X_PIO_SIZE,
|
|
},
|
|
};
|
|
|
|
static struct ramips_gpio_data rt305x_gpio_data = {
|
|
.chips = rt305x_gpio_chips,
|
|
.num_chips = ARRAY_SIZE(rt305x_gpio_chips),
|
|
};
|
|
|
|
static void rt305x_gpio_reserve(int first, int last)
|
|
{
|
|
for (; first <= last; first++)
|
|
gpio_request(first, "reserved");
|
|
}
|
|
|
|
void __init rt305x_gpio_init(u32 mode)
|
|
{
|
|
u32 t;
|
|
|
|
rt305x_sysc_wr(mode, SYSC_REG_GPIO_MODE);
|
|
|
|
ramips_gpio_init(&rt305x_gpio_data);
|
|
if ((mode & RT305X_GPIO_MODE_I2C) == 0)
|
|
rt305x_gpio_reserve(RT305X_GPIO_I2C_SD, RT305X_GPIO_I2C_SCLK);
|
|
|
|
if ((mode & RT305X_GPIO_MODE_SPI) == 0)
|
|
rt305x_gpio_reserve(RT305X_GPIO_SPI_EN, RT305X_GPIO_SPI_CLK);
|
|
|
|
t = mode >> RT305X_GPIO_MODE_UART0_SHIFT;
|
|
t &= RT305X_GPIO_MODE_UART0_MASK;
|
|
switch (t) {
|
|
case RT305X_GPIO_MODE_UARTF:
|
|
case RT305X_GPIO_MODE_PCM_UARTF:
|
|
case RT305X_GPIO_MODE_PCM_I2S:
|
|
case RT305X_GPIO_MODE_I2S_UARTF:
|
|
rt305x_gpio_reserve(RT305X_GPIO_7, RT305X_GPIO_14);
|
|
break;
|
|
case RT305X_GPIO_MODE_PCM_GPIO:
|
|
rt305x_gpio_reserve(RT305X_GPIO_10, RT305X_GPIO_14);
|
|
break;
|
|
case RT305X_GPIO_MODE_GPIO_UARTF:
|
|
case RT305X_GPIO_MODE_GPIO_I2S:
|
|
rt305x_gpio_reserve(RT305X_GPIO_7, RT305X_GPIO_10);
|
|
break;
|
|
}
|
|
|
|
if ((mode & RT305X_GPIO_MODE_UART1) == 0)
|
|
rt305x_gpio_reserve(RT305X_GPIO_UART1_TXD,
|
|
RT305X_GPIO_UART1_RXD);
|
|
|
|
if ((mode & RT305X_GPIO_MODE_JTAG) == 0)
|
|
rt305x_gpio_reserve(RT305X_GPIO_JTAG_TDO, RT305X_GPIO_JTAG_TDI);
|
|
|
|
if ((mode & RT305X_GPIO_MODE_MDIO) == 0)
|
|
rt305x_gpio_reserve(RT305X_GPIO_MDIO_MDC,
|
|
RT305X_GPIO_MDIO_MDIO);
|
|
|
|
if ((mode & RT305X_GPIO_MODE_SDRAM) == 0)
|
|
rt305x_gpio_reserve(RT305X_GPIO_SDRAM_MD16,
|
|
RT305X_GPIO_SDRAM_MD31);
|
|
|
|
if ((mode & RT305X_GPIO_MODE_RGMII) == 0)
|
|
rt305x_gpio_reserve(RT305X_GPIO_GE0_TXD0,
|
|
RT305X_GPIO_GE0_RXCLK);
|
|
}
|