mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-09 04:43:45 +02:00
d1f333874d
* add a new SPI controller driver * add SPI driver for the CPLD chip * convert the NAND driver * enable the mikroSD slot * enable more LEDs git-svn-id: svn://svn.openwrt.org/openwrt/trunk@22863 3c298f89-4303-0410-b956-a3cf2f4a3e73
342 lines
8.3 KiB
C
342 lines
8.3 KiB
C
/*
|
|
* MikroTik RouterBOARD 4xx series support
|
|
*
|
|
* Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
|
|
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/platform_device.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/mmc/host.h>
|
|
#include <linux/spi/spi.h>
|
|
#include <linux/spi/flash.h>
|
|
#include <linux/spi/mmc_spi.h>
|
|
#include <linux/mtd/mtd.h>
|
|
#include <linux/mtd/partitions.h>
|
|
|
|
#include <asm/mach-ar71xx/ar71xx.h>
|
|
#include <asm/mach-ar71xx/pci.h>
|
|
#include <asm/mach-ar71xx/rb4xx_cpld.h>
|
|
|
|
#include "machtype.h"
|
|
#include "devices.h"
|
|
#include "dev-gpio-buttons.h"
|
|
#include "dev-leds-gpio.h"
|
|
#include "dev-usb.h"
|
|
|
|
#define RB4XX_GPIO_USER_LED 4
|
|
#define RB4XX_GPIO_RESET_SWITCH 7
|
|
|
|
#define RB4XX_GPIO_CPLD_BASE 32
|
|
#define RB4XX_GPIO_CPLD_LED1 (RB4XX_GPIO_CPLD_BASE + CPLD_GPIO_nLED1)
|
|
#define RB4XX_GPIO_CPLD_LED2 (RB4XX_GPIO_CPLD_BASE + CPLD_GPIO_nLED2)
|
|
#define RB4XX_GPIO_CPLD_LED3 (RB4XX_GPIO_CPLD_BASE + CPLD_GPIO_nLED3)
|
|
#define RB4XX_GPIO_CPLD_LED4 (RB4XX_GPIO_CPLD_BASE + CPLD_GPIO_nLED4)
|
|
#define RB4XX_GPIO_CPLD_LED5 (RB4XX_GPIO_CPLD_BASE + CPLD_GPIO_nLED5)
|
|
|
|
#define RB4XX_BUTTONS_POLL_INTERVAL 20
|
|
|
|
static struct gpio_led rb4xx_leds_gpio[] __initdata = {
|
|
{
|
|
.name = "rb4xx:yellow:user",
|
|
.gpio = RB4XX_GPIO_USER_LED,
|
|
.active_low = 0,
|
|
}, {
|
|
.name = "rb4xx:green:led1",
|
|
.gpio = RB4XX_GPIO_CPLD_LED1,
|
|
.active_low = 1,
|
|
}, {
|
|
.name = "rb4xx:green:led2",
|
|
.gpio = RB4XX_GPIO_CPLD_LED2,
|
|
.active_low = 1,
|
|
}, {
|
|
.name = "rb4xx:green:led3",
|
|
.gpio = RB4XX_GPIO_CPLD_LED3,
|
|
.active_low = 1,
|
|
}, {
|
|
.name = "rb4xx:green:led4",
|
|
.gpio = RB4XX_GPIO_CPLD_LED4,
|
|
.active_low = 1,
|
|
}, {
|
|
.name = "rb4xx:green:led5",
|
|
.gpio = RB4XX_GPIO_CPLD_LED5,
|
|
.active_low = 0,
|
|
},
|
|
};
|
|
|
|
static struct gpio_button rb4xx_gpio_buttons[] __initdata = {
|
|
{
|
|
.desc = "reset_switch",
|
|
.type = EV_KEY,
|
|
.code = KEY_RESTART,
|
|
.threshold = 3,
|
|
.gpio = RB4XX_GPIO_RESET_SWITCH,
|
|
.active_low = 1,
|
|
}
|
|
};
|
|
|
|
static struct platform_device rb4xx_nand_device = {
|
|
.name = "rb4xx-nand",
|
|
.id = -1,
|
|
};
|
|
|
|
static struct ar71xx_pci_irq rb4xx_pci_irqs[] __initdata = {
|
|
{
|
|
.slot = 0,
|
|
.pin = 1,
|
|
.irq = AR71XX_PCI_IRQ_DEV2,
|
|
}, {
|
|
.slot = 1,
|
|
.pin = 1,
|
|
.irq = AR71XX_PCI_IRQ_DEV0,
|
|
}, {
|
|
.slot = 1,
|
|
.pin = 2,
|
|
.irq = AR71XX_PCI_IRQ_DEV1,
|
|
}, {
|
|
.slot = 2,
|
|
.pin = 1,
|
|
.irq = AR71XX_PCI_IRQ_DEV1,
|
|
}, {
|
|
.slot = 3,
|
|
.pin = 1,
|
|
.irq = AR71XX_PCI_IRQ_DEV2,
|
|
}
|
|
};
|
|
|
|
#ifdef CONFIG_MTD_PARTITIONS
|
|
static struct mtd_partition rb4xx_partitions[] = {
|
|
{
|
|
.name = "routerboot",
|
|
.offset = 0,
|
|
.size = 0x0b000,
|
|
.mask_flags = MTD_WRITEABLE,
|
|
}, {
|
|
.name = "hard_config",
|
|
.offset = 0x0b000,
|
|
.size = 0x01000,
|
|
.mask_flags = MTD_WRITEABLE,
|
|
}, {
|
|
.name = "bios",
|
|
.offset = 0x0d000,
|
|
.size = 0x02000,
|
|
.mask_flags = MTD_WRITEABLE,
|
|
}, {
|
|
.name = "soft_config",
|
|
.offset = 0x0f000,
|
|
.size = 0x01000,
|
|
}
|
|
};
|
|
#define rb4xx_num_partitions ARRAY_SIZE(rb4xx_partitions)
|
|
#else /* CONFIG_MTD_PARTITIONS */
|
|
#define rb4xx_partitions NULL
|
|
#define rb4xx_num_partitions 0
|
|
#endif /* CONFIG_MTD_PARTITIONS */
|
|
|
|
static struct flash_platform_data rb4xx_flash_data = {
|
|
.type = "pm25lv512",
|
|
.parts = rb4xx_partitions,
|
|
.nr_parts = rb4xx_num_partitions,
|
|
};
|
|
|
|
static struct rb4xx_cpld_platform_data rb4xx_cpld_data = {
|
|
.gpio_base = RB4XX_GPIO_CPLD_BASE,
|
|
};
|
|
|
|
static struct mmc_spi_platform_data rb4xx_mmc_data = {
|
|
.ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34,
|
|
};
|
|
|
|
static struct spi_board_info rb4xx_spi_info[] = {
|
|
{
|
|
.bus_num = 0,
|
|
.chip_select = 0,
|
|
.max_speed_hz = 25000000,
|
|
.modalias = "m25p80",
|
|
.platform_data = &rb4xx_flash_data,
|
|
}, {
|
|
.bus_num = 0,
|
|
.chip_select = 1,
|
|
.max_speed_hz = 25000000,
|
|
.modalias = "spi-rb4xx-cpld",
|
|
.platform_data = &rb4xx_cpld_data,
|
|
}
|
|
};
|
|
|
|
static struct spi_board_info rb4xx_microsd_info[] = {
|
|
{
|
|
.bus_num = 0,
|
|
.chip_select = 2,
|
|
.max_speed_hz = 25000000,
|
|
.modalias = "mmc_spi",
|
|
.platform_data = &rb4xx_mmc_data,
|
|
}
|
|
};
|
|
|
|
|
|
static struct resource rb4xx_spi_resources[] = {
|
|
{
|
|
.start = AR71XX_SPI_BASE,
|
|
.end = AR71XX_SPI_BASE + AR71XX_SPI_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
};
|
|
|
|
static struct platform_device rb4xx_spi_device = {
|
|
.name = "rb4xx-spi",
|
|
.id = -1,
|
|
.resource = rb4xx_spi_resources,
|
|
.num_resources = ARRAY_SIZE(rb4xx_spi_resources),
|
|
};
|
|
|
|
static void __init rb4xx_generic_setup(void)
|
|
{
|
|
ar71xx_gpio_function_enable(AR71XX_GPIO_FUNC_SPI_CS1_EN |
|
|
AR71XX_GPIO_FUNC_SPI_CS2_EN);
|
|
|
|
ar71xx_add_device_leds_gpio(-1, ARRAY_SIZE(rb4xx_leds_gpio),
|
|
rb4xx_leds_gpio);
|
|
|
|
ar71xx_add_device_gpio_buttons(-1, RB4XX_BUTTONS_POLL_INTERVAL,
|
|
ARRAY_SIZE(rb4xx_gpio_buttons),
|
|
rb4xx_gpio_buttons);
|
|
|
|
spi_register_board_info(rb4xx_spi_info, ARRAY_SIZE(rb4xx_spi_info));
|
|
platform_device_register(&rb4xx_spi_device);
|
|
platform_device_register(&rb4xx_nand_device);
|
|
}
|
|
|
|
static void __init rb411_setup(void)
|
|
{
|
|
rb4xx_generic_setup();
|
|
spi_register_board_info(rb4xx_microsd_info,
|
|
ARRAY_SIZE(rb4xx_microsd_info));
|
|
|
|
ar71xx_add_device_mdio(0xfffffffc);
|
|
|
|
ar71xx_init_mac(ar71xx_eth0_data.mac_addr, ar71xx_mac_base, 0);
|
|
ar71xx_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
|
|
ar71xx_eth0_data.phy_mask = 0x00000003;
|
|
|
|
ar71xx_add_device_eth(0);
|
|
|
|
ar71xx_pci_init(ARRAY_SIZE(rb4xx_pci_irqs), rb4xx_pci_irqs);
|
|
}
|
|
|
|
MIPS_MACHINE(AR71XX_MACH_RB_411, "411", "MikroTik RouterBOARD 411/A/AH",
|
|
rb411_setup);
|
|
|
|
static void __init rb411u_setup(void)
|
|
{
|
|
rb411_setup();
|
|
ar71xx_add_device_usb();
|
|
}
|
|
|
|
MIPS_MACHINE(AR71XX_MACH_RB_411U, "411U", "MikroTik RouterBOARD 411U",
|
|
rb411u_setup);
|
|
|
|
#define RB433_LAN_PHYMASK BIT(0)
|
|
#define RB433_WAN_PHYMASK BIT(4)
|
|
#define RB433_MDIO_PHYMASK (RB433_LAN_PHYMASK | RB433_WAN_PHYMASK)
|
|
|
|
static void __init rb433_setup(void)
|
|
{
|
|
rb4xx_generic_setup();
|
|
spi_register_board_info(rb4xx_microsd_info,
|
|
ARRAY_SIZE(rb4xx_microsd_info));
|
|
|
|
ar71xx_add_device_mdio(~RB433_MDIO_PHYMASK);
|
|
|
|
ar71xx_init_mac(ar71xx_eth0_data.mac_addr, ar71xx_mac_base, 1);
|
|
ar71xx_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
|
|
ar71xx_eth0_data.phy_mask = RB433_LAN_PHYMASK;
|
|
|
|
ar71xx_init_mac(ar71xx_eth1_data.mac_addr, ar71xx_mac_base, 0);
|
|
ar71xx_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_RMII;
|
|
ar71xx_eth1_data.phy_mask = RB433_WAN_PHYMASK;
|
|
|
|
ar71xx_add_device_eth(1);
|
|
ar71xx_add_device_eth(0);
|
|
|
|
ar71xx_pci_init(ARRAY_SIZE(rb4xx_pci_irqs), rb4xx_pci_irqs);
|
|
}
|
|
|
|
MIPS_MACHINE(AR71XX_MACH_RB_433, "433", "MikroTik RouterBOARD 433/AH",
|
|
rb433_setup);
|
|
|
|
static void __init rb433u_setup(void)
|
|
{
|
|
rb433_setup();
|
|
ar71xx_add_device_usb();
|
|
}
|
|
|
|
MIPS_MACHINE(AR71XX_MACH_RB_433U, "433U", "MikroTik RouterBOARD 433UAH",
|
|
rb433u_setup);
|
|
|
|
#define RB450_LAN_PHYMASK BIT(0)
|
|
#define RB450_WAN_PHYMASK BIT(4)
|
|
#define RB450_MDIO_PHYMASK (RB450_LAN_PHYMASK | RB450_WAN_PHYMASK)
|
|
|
|
static void __init rb450_generic_setup(int gige)
|
|
{
|
|
rb4xx_generic_setup();
|
|
ar71xx_add_device_mdio(~RB450_MDIO_PHYMASK);
|
|
|
|
ar71xx_init_mac(ar71xx_eth0_data.mac_addr, ar71xx_mac_base, 1);
|
|
ar71xx_eth0_data.phy_if_mode = (gige) ? PHY_INTERFACE_MODE_RGMII : PHY_INTERFACE_MODE_MII;
|
|
ar71xx_eth0_data.phy_mask = RB450_LAN_PHYMASK;
|
|
|
|
ar71xx_init_mac(ar71xx_eth1_data.mac_addr, ar71xx_mac_base, 0);
|
|
ar71xx_eth1_data.phy_if_mode = (gige) ? PHY_INTERFACE_MODE_RGMII : PHY_INTERFACE_MODE_RMII;
|
|
ar71xx_eth1_data.phy_mask = RB450_WAN_PHYMASK;
|
|
|
|
ar71xx_add_device_eth(1);
|
|
ar71xx_add_device_eth(0);
|
|
}
|
|
|
|
static void __init rb450_setup(void)
|
|
{
|
|
rb450_generic_setup(0);
|
|
}
|
|
|
|
MIPS_MACHINE(AR71XX_MACH_RB_450, "450", "MikroTik RouterBOARD 450",
|
|
rb450_setup);
|
|
|
|
static void __init rb450g_setup(void)
|
|
{
|
|
rb450_generic_setup(1);
|
|
spi_register_board_info(rb4xx_microsd_info,
|
|
ARRAY_SIZE(rb4xx_microsd_info));
|
|
}
|
|
|
|
MIPS_MACHINE(AR71XX_MACH_RB_450G, "450G", "MikroTik RouterBOARD 450G",
|
|
rb450g_setup);
|
|
|
|
static void __init rb493_setup(void)
|
|
{
|
|
rb4xx_generic_setup();
|
|
|
|
ar71xx_add_device_mdio(0x3fffff00);
|
|
|
|
ar71xx_init_mac(ar71xx_eth0_data.mac_addr, ar71xx_mac_base, 0);
|
|
ar71xx_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
|
|
ar71xx_eth0_data.speed = SPEED_100;
|
|
ar71xx_eth0_data.duplex = DUPLEX_FULL;
|
|
|
|
ar71xx_init_mac(ar71xx_eth1_data.mac_addr, ar71xx_mac_base, 1);
|
|
ar71xx_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_RMII;
|
|
ar71xx_eth1_data.phy_mask = 0x00000001;
|
|
|
|
ar71xx_add_device_eth(0);
|
|
ar71xx_add_device_eth(1);
|
|
|
|
ar71xx_pci_init(ARRAY_SIZE(rb4xx_pci_irqs), rb4xx_pci_irqs);
|
|
}
|
|
|
|
MIPS_MACHINE(AR71XX_MACH_RB_493, "493", "MikroTik RouterBOARD 493/AH",
|
|
rb493_setup);
|