mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-24 22:37:32 +02:00
42c88ed264
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@11843 3c298f89-4303-0410-b956-a3cf2f4a3e73
169 lines
4.2 KiB
C
169 lines
4.2 KiB
C
#ifndef __IDT_DMA_H__
|
|
#define __IDT_DMA_H__
|
|
|
|
/*******************************************************************************
|
|
*
|
|
* Copyright 2002 Integrated Device Technology, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* DMA register definition.
|
|
*
|
|
* File : $Id: dma.h,v 1.3 2002/06/06 18:34:03 astichte Exp $
|
|
*
|
|
* Author : ryan.holmQVist@idt.com
|
|
* Date : 20011005
|
|
* Update :
|
|
* $Log: dma.h,v $
|
|
* Revision 1.3 2002/06/06 18:34:03 astichte
|
|
* Added XXX_PhysicalAddress and XXX_VirtualAddress
|
|
*
|
|
* Revision 1.2 2002/06/05 18:30:46 astichte
|
|
* Removed IDTField
|
|
*
|
|
* Revision 1.1 2002/05/29 17:33:21 sysarch
|
|
* jba File moved from vcode/include/idt/acacia
|
|
*
|
|
*
|
|
******************************************************************************/
|
|
|
|
enum
|
|
{
|
|
DMA0_PhysicalAddress = 0x18040000,
|
|
DMA_PhysicalAddress = DMA0_PhysicalAddress, // Default
|
|
|
|
DMA0_VirtualAddress = 0xb8040000,
|
|
DMA_VirtualAddress = DMA0_VirtualAddress, // Default
|
|
} ;
|
|
|
|
/*
|
|
* DMA descriptor (in physical memory).
|
|
*/
|
|
|
|
typedef struct DMAD_s
|
|
{
|
|
u32 control ; // Control. use DMAD_*
|
|
u32 ca ; // Current Address.
|
|
u32 devcs ; // Device control and status.
|
|
u32 link ; // Next descriptor in chain.
|
|
} volatile *DMAD_t ;
|
|
|
|
enum
|
|
{
|
|
DMAD_size = sizeof (struct DMAD_s),
|
|
DMAD_count_b = 0, // in DMAD_t -> control
|
|
DMAD_count_m = 0x0003ffff, // in DMAD_t -> control
|
|
DMAD_ds_b = 20, // in DMAD_t -> control
|
|
DMAD_ds_m = 0x00300000, // in DMAD_t -> control
|
|
DMAD_ds_ethRcv_v = 0,
|
|
DMAD_ds_ethXmt_v = 0,
|
|
DMAD_ds_memToFifo_v = 0,
|
|
DMAD_ds_fifoToMem_v = 0,
|
|
DMAD_ds_pciToMem_v = 0,
|
|
DMAD_ds_memToPci_v = 0,
|
|
|
|
DMAD_devcmd_b = 22, // in DMAD_t -> control
|
|
DMAD_devcmd_m = 0x01c00000, // in DMAD_t -> control
|
|
DMAD_devcmd_byte_v = 0, //memory-to-memory
|
|
DMAD_devcmd_halfword_v = 1, //memory-to-memory
|
|
DMAD_devcmd_word_v = 2, //memory-to-memory
|
|
DMAD_devcmd_2words_v = 3, //memory-to-memory
|
|
DMAD_devcmd_4words_v = 4, //memory-to-memory
|
|
DMAD_devcmd_6words_v = 5, //memory-to-memory
|
|
DMAD_devcmd_8words_v = 6, //memory-to-memory
|
|
DMAD_devcmd_16words_v = 7, //memory-to-memory
|
|
DMAD_cof_b = 25, // chain on finished
|
|
DMAD_cof_m = 0x02000000, //
|
|
DMAD_cod_b = 26, // chain on done
|
|
DMAD_cod_m = 0x04000000, //
|
|
DMAD_iof_b = 27, // interrupt on finished
|
|
DMAD_iof_m = 0x08000000, //
|
|
DMAD_iod_b = 28, // interrupt on done
|
|
DMAD_iod_m = 0x10000000, //
|
|
DMAD_t_b = 29, // terminated
|
|
DMAD_t_m = 0x20000000, //
|
|
DMAD_d_b = 30, // done
|
|
DMAD_d_m = 0x40000000, //
|
|
DMAD_f_b = 31, // finished
|
|
DMAD_f_m = 0x80000000, //
|
|
} ;
|
|
|
|
/*
|
|
* DMA register (within Internal Register Map).
|
|
*/
|
|
|
|
struct DMA_Chan_s
|
|
{
|
|
u32 dmac ; // Control.
|
|
u32 dmas ; // Status.
|
|
u32 dmasm ; // Mask.
|
|
u32 dmadptr ; // Descriptor pointer.
|
|
u32 dmandptr ; // Next descriptor pointer.
|
|
};
|
|
|
|
typedef struct DMA_Chan_s volatile *DMA_Chan_t ;
|
|
|
|
//DMA_Channels use DMACH_count instead
|
|
|
|
enum
|
|
{
|
|
DMAC_run_b = 0, //
|
|
DMAC_run_m = 0x00000001, //
|
|
DMAC_dm_b = 1, // done mask
|
|
DMAC_dm_m = 0x00000002, //
|
|
DMAC_mode_b = 2, //
|
|
DMAC_mode_m = 0x0000000c, //
|
|
DMAC_mode_auto_v = 0,
|
|
DMAC_mode_burst_v = 1,
|
|
DMAC_mode_transfer_v = 2, //usually used
|
|
DMAC_mode_reserved_v = 3,
|
|
DMAC_a_b = 4, //
|
|
DMAC_a_m = 0x00000010, //
|
|
|
|
DMAS_f_b = 0, // finished (sticky)
|
|
DMAS_f_m = 0x00000001, //
|
|
DMAS_d_b = 1, // done (sticky)
|
|
DMAS_d_m = 0x00000002, //
|
|
DMAS_c_b = 2, // chain (sticky)
|
|
DMAS_c_m = 0x00000004, //
|
|
DMAS_e_b = 3, // error (sticky)
|
|
DMAS_e_m = 0x00000008, //
|
|
DMAS_h_b = 4, // halt (sticky)
|
|
DMAS_h_m = 0x00000010, //
|
|
|
|
DMASM_f_b = 0, // finished (1=mask)
|
|
DMASM_f_m = 0x00000001, //
|
|
DMASM_d_b = 1, // done (1=mask)
|
|
DMASM_d_m = 0x00000002, //
|
|
DMASM_c_b = 2, // chain (1=mask)
|
|
DMASM_c_m = 0x00000004, //
|
|
DMASM_e_b = 3, // error (1=mask)
|
|
DMASM_e_m = 0x00000008, //
|
|
DMASM_h_b = 4, // halt (1=mask)
|
|
DMASM_h_m = 0x00000010, //
|
|
} ;
|
|
|
|
/*
|
|
* DMA channel definitions
|
|
*/
|
|
|
|
enum
|
|
{
|
|
DMACH_ethRcv = 0,
|
|
DMACH_ethXmt = 1,
|
|
DMACH_memToFifo = 2,
|
|
DMACH_fifoToMem = 3,
|
|
DMACH_pciToMem = 4,
|
|
DMACH_memToPci = 5,
|
|
|
|
DMACH_count //must be last
|
|
};
|
|
|
|
|
|
typedef struct DMAC_s
|
|
{
|
|
struct DMA_Chan_s ch [DMACH_count] ; //use ch[DMACH_]
|
|
} volatile *DMA_t ;
|
|
|
|
#endif // __IDT_DMA_H__
|
|
|