juhosg db9d0a7ff5 ramips: set clk_is_20mhz for rt2x00 on RT3352/RT5350 ... Signed-off-by: Daniel Golle <dgolle@allnet.de> Signed-off-by: Gabor Juhos <juhosg@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@34270 3c298f89-4303-0410-b956-a3cf2f4a3e73		2012-11-20 07:19:10 +00:00
..
common	ramips: allow to use custom code for memory size detection	2012-09-27 10:18:14 +00:00
rt288x	ramips: replace RALINK_SOC_* macros with global variables	2012-03-11 19:05:56 +00:00
rt305x	ramips: set clk_is_20mhz for rt2x00 on RT3352/RT5350	2012-11-20 07:19:10 +00:00
rt3883	ramips: enable USB power on the DIR-645	2012-11-05 11:04:45 +00:00
Kconfig	ramips: add HAVE_CLK to Kconfig on all ramips socs	2012-11-07 20:26:04 +00:00
Platform	ramips: add preliminary support for the RT3662/RT3883 SoCs	2012-02-13 15:17:59 +00:00