mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-25 19:16:16 +02:00
189 lines
4.5 KiB
C
189 lines
4.5 KiB
C
/*
|
|
* linux/arch/mips/jz4740/common/setup.c
|
|
*
|
|
* JZ4740 common setup routines.
|
|
*
|
|
* Copyright (C) 2006 Ingenic Semiconductor Inc.
|
|
*
|
|
* This program is free software; you can distribute it and/or modify it
|
|
* under the terms of the GNU General Public License (Version 2) as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
|
|
*
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/string.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/io.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/tty.h>
|
|
#include <linux/serial.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/serial_8250.h>
|
|
|
|
#include <asm/cpu.h>
|
|
#include <asm/bootinfo.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/mipsregs.h>
|
|
#include <asm/reboot.h>
|
|
#include <asm/pgtable.h>
|
|
#include <asm/time.h>
|
|
#include <asm/jzsoc.h>
|
|
|
|
#ifdef CONFIG_PM
|
|
#include <asm/suspend.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_PC_KEYB
|
|
#include <asm/keyboard.h>
|
|
#endif
|
|
|
|
jz_clocks_t jz_clocks;
|
|
|
|
extern char * __init prom_getcmdline(void);
|
|
extern void __init jz_board_setup(void);
|
|
extern void jz_restart(char *);
|
|
extern void jz_halt(void);
|
|
extern void jz_power_off(void);
|
|
extern void jz_time_init(void);
|
|
|
|
static void __init sysclocks_setup(void)
|
|
{
|
|
#ifndef CONFIG_MIPS_JZ_EMURUS /* FPGA */
|
|
jz_clocks.cclk = __cpm_get_cclk();
|
|
jz_clocks.hclk = __cpm_get_hclk();
|
|
jz_clocks.pclk = __cpm_get_pclk();
|
|
jz_clocks.mclk = __cpm_get_mclk();
|
|
jz_clocks.lcdclk = __cpm_get_lcdclk();
|
|
jz_clocks.pixclk = __cpm_get_pixclk();
|
|
jz_clocks.i2sclk = __cpm_get_i2sclk();
|
|
jz_clocks.usbclk = __cpm_get_usbclk();
|
|
jz_clocks.mscclk = __cpm_get_mscclk();
|
|
jz_clocks.extalclk = __cpm_get_extalclk();
|
|
jz_clocks.rtcclk = __cpm_get_rtcclk();
|
|
#else
|
|
|
|
#define FPGACLK 8000000
|
|
|
|
jz_clocks.cclk = FPGACLK;
|
|
jz_clocks.hclk = FPGACLK;
|
|
jz_clocks.pclk = FPGACLK;
|
|
jz_clocks.mclk = FPGACLK;
|
|
jz_clocks.lcdclk = FPGACLK;
|
|
jz_clocks.pixclk = FPGACLK;
|
|
jz_clocks.i2sclk = FPGACLK;
|
|
jz_clocks.usbclk = FPGACLK;
|
|
jz_clocks.mscclk = FPGACLK;
|
|
jz_clocks.extalclk = FPGACLK;
|
|
jz_clocks.rtcclk = FPGACLK;
|
|
#endif
|
|
|
|
printk("CPU clock: %dMHz, System clock: %dMHz, Peripheral clock: %dMHz, Memory clock: %dMHz\n",
|
|
(jz_clocks.cclk + 500000) / 1000000,
|
|
(jz_clocks.hclk + 500000) / 1000000,
|
|
(jz_clocks.pclk + 500000) / 1000000,
|
|
(jz_clocks.mclk + 500000) / 1000000);
|
|
}
|
|
|
|
static void __init soc_cpm_setup(void)
|
|
{
|
|
/* Start all module clocks
|
|
*/
|
|
__cpm_start_all();
|
|
|
|
/* Enable CKO to external memory */
|
|
__cpm_enable_cko();
|
|
|
|
/* CPU enters IDLE mode when executing 'wait' instruction */
|
|
__cpm_idle_mode();
|
|
|
|
/* Setup system clocks */
|
|
sysclocks_setup();
|
|
}
|
|
|
|
static void __init soc_harb_setup(void)
|
|
{
|
|
// __harb_set_priority(0x00); /* CIM>LCD>DMA>ETH>PCI>USB>CBB */
|
|
// __harb_set_priority(0x03); /* LCD>CIM>DMA>ETH>PCI>USB>CBB */
|
|
// __harb_set_priority(0x0a); /* ETH>LCD>CIM>DMA>PCI>USB>CBB */
|
|
}
|
|
|
|
static void __init soc_emc_setup(void)
|
|
{
|
|
}
|
|
|
|
static void __init soc_dmac_setup(void)
|
|
{
|
|
__dmac_enable_module();
|
|
}
|
|
|
|
static void __init jz_soc_setup(void)
|
|
{
|
|
soc_cpm_setup();
|
|
soc_harb_setup();
|
|
soc_emc_setup();
|
|
soc_dmac_setup();
|
|
}
|
|
|
|
static void __init jz_serial_setup(void)
|
|
{
|
|
#ifdef CONFIG_SERIAL_8250
|
|
struct uart_port s;
|
|
REG8(UART0_FCR) |= UARTFCR_UUE; /* enable UART module */
|
|
memset(&s, 0, sizeof(s));
|
|
s.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST;
|
|
s.iotype = SERIAL_IO_MEM;
|
|
s.regshift = 2;
|
|
s.uartclk = jz_clocks.extalclk ;
|
|
|
|
s.line = 0;
|
|
s.membase = (u8 *)UART0_BASE;
|
|
s.irq = JZ_IRQ_UART0;
|
|
if (early_serial_setup(&s) != 0) {
|
|
printk(KERN_ERR "Serial ttyS0 setup failed!\n");
|
|
}
|
|
|
|
s.line = 1;
|
|
s.membase = (u8 *)UART1_BASE;
|
|
s.irq = JZ_IRQ_UART1;
|
|
if (early_serial_setup(&s) != 0) {
|
|
printk(KERN_ERR "Serial ttyS1 setup failed!\n");
|
|
}
|
|
#endif
|
|
}
|
|
|
|
void __init plat_mem_setup(void)
|
|
{
|
|
char *argptr;
|
|
|
|
argptr = prom_getcmdline();
|
|
|
|
/* IO/MEM resources. Which will be the addtion value in `inX' and
|
|
* `outX' macros defined in asm/io.h */
|
|
set_io_port_base(0);
|
|
ioport_resource.start = 0x00000000;
|
|
ioport_resource.end = 0xffffffff;
|
|
iomem_resource.start = 0x00000000;
|
|
iomem_resource.end = 0xffffffff;
|
|
|
|
_machine_restart = jz_restart;
|
|
_machine_halt = jz_halt;
|
|
pm_power_off = jz_power_off;
|
|
#ifdef CONFIG_PM
|
|
jz_pm_init();
|
|
#endif
|
|
jz_soc_setup();
|
|
jz_serial_setup();
|
|
jz_board_setup();
|
|
}
|
|
|