mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-12-24 07:01:44 +02:00
05c930e80a
attention: if caches enabled the network is broken attention: the network of the flash image doesn't work because of enabled caches git-svn-id: svn://svn.openwrt.org/openwrt/trunk@20606 3c298f89-4303-0410-b956-a3cf2f4a3e73
61 lines
1.5 KiB
ArmAsm
61 lines
1.5 KiB
ArmAsm
|
|
#define IFX_CACHE_EXTRA_INVALID_TAG \
|
|
mtc0 zero, CP0_TAGLO, 1; \
|
|
mtc0 zero, CP0_TAGLO, 2; \
|
|
mtc0 zero, CP0_TAGLO, 3; \
|
|
mtc0 zero, CP0_TAGLO, 4;
|
|
|
|
#define IFX_CACHE_EXTRA_OPERATION \
|
|
/* set WST bit */ \
|
|
mfc0 a0, CP0_ECC; \
|
|
li a1, ECCF_WST; \
|
|
or a0, a1; \
|
|
mtc0 a0, CP0_ECC; \
|
|
\
|
|
li a0, K0BASE; \
|
|
move a2, t2; /* icacheSize */ \
|
|
move a3, t4; /* icacheLineSize */ \
|
|
move a1, a2; \
|
|
icacheop(a0,a1,a2,a3,(Index_Store_Tag_I)); \
|
|
\
|
|
/* clear WST bit */ \
|
|
mfc0 a0, CP0_ECC; \
|
|
li a1, ~ECCF_WST; \
|
|
and a0, a1; \
|
|
mtc0 a0, CP0_ECC; \
|
|
\
|
|
/* 1: initialise dcache tags. */ \
|
|
\
|
|
/* cache line size */ \
|
|
li a2, CFG_CACHELINE_SIZE; \
|
|
/* kseg0 mem address */ \
|
|
li a1, 0; \
|
|
li a3, CFG_CACHE_SETS * CFG_CACHE_WAYS; \
|
|
1: \
|
|
/* store tag (invalid, not locked) */ \
|
|
cache 0x8, 0(a1); \
|
|
cache 0x9, 0(a1); \
|
|
\
|
|
add a3, -1; \
|
|
bne a3, zero, 1b; \
|
|
add a1, a2; \
|
|
\
|
|
/* set WST bit */ \
|
|
mfc0 a0, CP0_ECC; \
|
|
li a1, ECCF_WST; \
|
|
or a0, a1; \
|
|
mtc0 a0, CP0_ECC; \
|
|
\
|
|
li a0, K0BASE; \
|
|
move a2, t3; /* dcacheSize */ \
|
|
move a3, t5; /* dcacheLineSize */ \
|
|
move a1, a2; \
|
|
icacheop(a0,a1,a2,a3,(Index_Store_Tag_D)); \
|
|
\
|
|
/* clear WST bit */ \
|
|
mfc0 a0, CP0_ECC; \
|
|
li a1, ~ECCF_WST; \
|
|
and a0, a1; \
|
|
mtc0 a0, CP0_ECC;
|
|
|