1
0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-17 22:24:04 +02:00
openwrt-xburst/target/linux/ar71xx/files/arch/mips/ath79/mach-tl-wr841n-v8.c
juhosg 685e1a417d ar71xx: add support for the TL-WR841N/ND v8 board
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@33621 3c298f89-4303-0410-b956-a3cf2f4a3e73
2012-10-04 20:16:03 +00:00

160 lines
4.1 KiB
C

/*
* TP-LINK TL-WR841N/ND v8 board support
*
* Copyright (C) 2012 Gabor Juhos <juhosg@openwrt.org>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License version 2 as published
* by the Free Software Foundation.
*/
#include <linux/platform_device.h>
#include <asm/mach-ath79/ath79.h>
#include <asm/mach-ath79/ar71xx_regs.h>
#include "common.h"
#include "dev-eth.h"
#include "dev-gpio-buttons.h"
#include "dev-leds-gpio.h"
#include "dev-m25p80.h"
#include "dev-wmac.h"
#include "machtypes.h"
#define TL_WR841NV8_GPIO_LED_WLAN 13
#define TL_WR841NV8_GPIO_LED_QSS 15
#define TL_WR841NV8_GPIO_LED_WAN 18
#define TL_WR841NV8_GPIO_LED_LAN1 19
#define TL_WR841NV8_GPIO_LED_LAN2 20
#define TL_WR841NV8_GPIO_LED_LAN3 21
#define TL_WR841NV8_GPIO_LED_LAN4 12
#define TL_WR841NV8_GPIO_LED_SYSTEM 14
#define TL_WR841NV8_GPIO_BTN_RESET 17
#define TL_WR841NV8_GPIO_SW_RFKILL 16
#define TL_WR841NV8_KEYS_POLL_INTERVAL 20 /* msecs */
#define TL_WR841NV8_KEYS_DEBOUNCE_INTERVAL (3 * TL_WR841NV8_KEYS_POLL_INTERVAL)
static const char *tl_wr841n_v8_part_probes[] = {
"tp-link",
NULL,
};
static struct flash_platform_data tl_wr841n_v8_flash_data = {
.part_probes = tl_wr841n_v8_part_probes,
};
static struct gpio_led tl_wr841n_v8_leds_gpio[] __initdata = {
{
.name = "tp-link:green:lan1",
.gpio = TL_WR841NV8_GPIO_LED_LAN1,
.active_low = 1,
}, {
.name = "tp-link:green:lan2",
.gpio = TL_WR841NV8_GPIO_LED_LAN2,
.active_low = 1,
}, {
.name = "tp-link:green:lan3",
.gpio = TL_WR841NV8_GPIO_LED_LAN3,
.active_low = 1,
}, {
.name = "tp-link:green:lan4",
.gpio = TL_WR841NV8_GPIO_LED_LAN4,
.active_low = 1,
}, {
.name = "tp-link:green:qss",
.gpio = TL_WR841NV8_GPIO_LED_QSS,
.active_low = 1,
}, {
.name = "tp-link:green:system",
.gpio = TL_WR841NV8_GPIO_LED_SYSTEM,
.active_low = 1,
}, {
.name = "tp-link:green:wan",
.gpio = TL_WR841NV8_GPIO_LED_WAN,
.active_low = 1,
}, {
.name = "tp-link:green:wlan",
.gpio = TL_WR841NV8_GPIO_LED_WLAN,
.active_low = 1,
},
};
static struct gpio_keys_button tl_wr841n_v8_gpio_keys[] __initdata = {
{
.desc = "Reset button",
.type = EV_KEY,
.code = KEY_RESTART,
.debounce_interval = TL_WR841NV8_KEYS_DEBOUNCE_INTERVAL,
.gpio = TL_WR841NV8_GPIO_BTN_RESET,
.active_low = 1,
}, {
.desc = "RFKILL switch",
.type = EV_SW,
.code = KEY_RFKILL,
.debounce_interval = TL_WR841NV8_KEYS_DEBOUNCE_INTERVAL,
.gpio = TL_WR841NV8_GPIO_SW_RFKILL,
.active_low = 0,
}
};
static void __init tl_wr841n_v8_gmac_setup(void)
{
void __iomem *base;
u32 t;
base = ioremap(AR934X_GMAC_BASE, AR934X_GMAC_SIZE);
t = __raw_readl(base + AR934X_GMAC_REG_ETH_CFG);
t &= ~(AR934X_ETH_CFG_RGMII_GMAC0 | AR934X_ETH_CFG_MII_GMAC0 |
AR934X_ETH_CFG_GMII_GMAC0 | AR934X_ETH_CFG_SW_ONLY_MODE |
AR934X_ETH_CFG_SW_PHY_SWAP);
t |= AR934X_ETH_CFG_SW_PHY_SWAP;
__raw_writel(t, base + AR934X_GMAC_REG_ETH_CFG);
t = __raw_readl(base + AR934X_GMAC_REG_ETH_CFG);
iounmap(base);
}
static void __init tl_wr841n_v8_setup(void)
{
u8 *mac = (u8 *) KSEG1ADDR(0x1f01fc00);
u8 *ee = (u8 *) KSEG1ADDR(0x1fff1000);
ath79_register_leds_gpio(-1, ARRAY_SIZE(tl_wr841n_v8_leds_gpio),
tl_wr841n_v8_leds_gpio);
ath79_register_gpio_keys_polled(1, TL_WR841NV8_KEYS_POLL_INTERVAL,
ARRAY_SIZE(tl_wr841n_v8_gpio_keys),
tl_wr841n_v8_gpio_keys);
ath79_register_m25p80(&tl_wr841n_v8_flash_data);
tl_wr841n_v8_gmac_setup();
ath79_register_mdio(1, 0x0);
ath79_init_mac(ath79_eth0_data.mac_addr, mac, -1);
ath79_init_mac(ath79_eth1_data.mac_addr, mac, 0);
/* GMAC0 is connected to the PHY0 of the internal switch */
ath79_switch_data.phy4_mii_en = 1;
ath79_switch_data.phy_poll_mask = BIT(0);
ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
ath79_eth0_data.phy_mask = BIT(0);
ath79_eth0_data.mii_bus_dev = &ath79_mdio1_device.dev;
ath79_register_eth(0);
/* GMAC1 is connected to the internal switch */
ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_GMII;
ath79_register_eth(1);
ath79_register_wmac(ee, mac);
}
MIPS_MACHINE(ATH79_MACH_TL_WR841N_V8, "TL-WR841N-v8", "TP-LINK TL-WR841N/ND v8",
tl_wr841n_v8_setup);