mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-12-04 14:14:04 +02:00
de071d14f7
Somehow detecting the RAM size in common/setup.c doesn't work here, it always detects 64M and then crashes on devices with less RAM. Probably using MEMC_REG_SDRAM_CFG1 to know the RAM size is how it could be, for now I use the mem=32M kernel parameter to get stuff working. Signed-off-by: Daniel Golle <dgolle@allnet.de> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@33381 3c298f89-4303-0410-b956-a3cf2f4a3e73
134 lines
2.9 KiB
C
134 lines
2.9 KiB
C
/*
|
|
* Ralink RT305X clock API
|
|
*
|
|
* Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/init.h>
|
|
#include <linux/err.h>
|
|
#include <linux/clk.h>
|
|
|
|
#include <asm/mach-ralink/common.h>
|
|
#include <asm/mach-ralink/rt305x.h>
|
|
#include <asm/mach-ralink/rt305x_regs.h>
|
|
#include "common.h"
|
|
|
|
struct clk {
|
|
unsigned long rate;
|
|
};
|
|
|
|
static struct clk rt305x_cpu_clk;
|
|
static struct clk rt305x_sys_clk;
|
|
static struct clk rt305x_wdt_clk;
|
|
static struct clk rt305x_uart_clk;
|
|
|
|
void __init rt305x_clocks_init(void)
|
|
{
|
|
u32 t;
|
|
|
|
t = rt305x_sysc_rr(SYSC_REG_SYSTEM_CONFIG);
|
|
|
|
if (soc_is_rt305x() || soc_is_rt3350()) {
|
|
t = (t >> RT305X_SYSCFG_CPUCLK_SHIFT) &
|
|
RT305X_SYSCFG_CPUCLK_MASK;
|
|
switch (t) {
|
|
case RT305X_SYSCFG_CPUCLK_LOW:
|
|
rt305x_cpu_clk.rate = 320000000;
|
|
break;
|
|
case RT305X_SYSCFG_CPUCLK_HIGH:
|
|
rt305x_cpu_clk.rate = 384000000;
|
|
break;
|
|
}
|
|
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
|
|
rt305x_uart_clk.rate = rt305x_sys_clk.rate;
|
|
rt305x_wdt_clk.rate = rt305x_sys_clk.rate;
|
|
} else if (soc_is_rt3352()) {
|
|
t = (t >> RT3352_SYSCFG0_CPUCLK_SHIFT) &
|
|
RT3352_SYSCFG0_CPUCLK_MASK;
|
|
switch (t) {
|
|
case RT3352_SYSCFG0_CPUCLK_LOW:
|
|
rt305x_cpu_clk.rate = 384000000;
|
|
break;
|
|
case RT3352_SYSCFG0_CPUCLK_HIGH:
|
|
rt305x_cpu_clk.rate = 400000000;
|
|
break;
|
|
}
|
|
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
|
|
rt305x_uart_clk.rate = 40000000;
|
|
rt305x_wdt_clk.rate = rt305x_sys_clk.rate;
|
|
} else if (soc_is_rt5350()) {
|
|
t = (t >> RT5350_SYSCFG0_CPUCLK_SHIFT) &
|
|
RT5350_SYSCFG0_CPUCLK_MASK;
|
|
switch (t) {
|
|
case RT5350_SYSCFG0_CPUCLK_360:
|
|
rt305x_cpu_clk.rate = 360000000;
|
|
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
|
|
break;
|
|
case RT5350_SYSCFG0_CPUCLK_320:
|
|
rt305x_cpu_clk.rate = 320000000;
|
|
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 4;
|
|
break;
|
|
case RT5350_SYSCFG0_CPUCLK_300:
|
|
rt305x_cpu_clk.rate = 300000000;
|
|
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
|
|
break;
|
|
default:
|
|
BUG();
|
|
}
|
|
rt305x_uart_clk.rate = 40000000;
|
|
rt305x_wdt_clk.rate = rt305x_sys_clk.rate;
|
|
} else {
|
|
BUG();
|
|
}
|
|
|
|
}
|
|
|
|
/*
|
|
* Linux clock API
|
|
*/
|
|
struct clk *clk_get(struct device *dev, const char *id)
|
|
{
|
|
if (!strcmp(id, "sys"))
|
|
return &rt305x_sys_clk;
|
|
|
|
if (!strcmp(id, "cpu"))
|
|
return &rt305x_cpu_clk;
|
|
|
|
if (!strcmp(id, "wdt"))
|
|
return &rt305x_wdt_clk;
|
|
|
|
if (!strcmp(id, "uart"))
|
|
return &rt305x_uart_clk;
|
|
|
|
return ERR_PTR(-ENOENT);
|
|
}
|
|
EXPORT_SYMBOL(clk_get);
|
|
|
|
int clk_enable(struct clk *clk)
|
|
{
|
|
return 0;
|
|
}
|
|
EXPORT_SYMBOL(clk_enable);
|
|
|
|
void clk_disable(struct clk *clk)
|
|
{
|
|
}
|
|
EXPORT_SYMBOL(clk_disable);
|
|
|
|
unsigned long clk_get_rate(struct clk *clk)
|
|
{
|
|
return clk->rate;
|
|
}
|
|
EXPORT_SYMBOL(clk_get_rate);
|
|
|
|
void clk_put(struct clk *clk)
|
|
{
|
|
}
|
|
EXPORT_SYMBOL(clk_put);
|