mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-12-19 16:58:24 +02:00
bb460376f5
L2 cache via L2X0 cache controller available on some ARM boards can provide a performance boost in some situations but decrease performance in others. This adds a kernel cmdline to disable L2X0 for cns3xxx based boards. Signed-off-by: Tim Harvey <tharvey@gateworks.com> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@34874 3c298f89-4303-0410-b956-a3cf2f4a3e73 |
||
---|---|---|
.. | ||
mach-cns3xxx |