mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-09 21:41:53 +02:00
2b0ba098c0
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@11895 3c298f89-4303-0410-b956-a3cf2f4a3e73
146 lines
4.1 KiB
C
146 lines
4.1 KiB
C
/*
|
|
* Marvell 88E6060 switch driver
|
|
* Copyright (c) 2008 Felix Fietkau <nbd@openwrt.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License v2 as published by the
|
|
* Free Software Foundation
|
|
*/
|
|
#ifndef __MVSWITCH_H
|
|
#define __MVSWITCH_H
|
|
|
|
#define MV_HEADER_SIZE 2
|
|
#define MV_HEADER_PORTS_M 0x001f
|
|
#define MV_HEADER_PORTS_S 0
|
|
#define MV_HEADER_VLAN_M 0xf000
|
|
#define MV_HEADER_VLAN_S 12
|
|
|
|
#define MV_TRAILER_SIZE 4
|
|
#define MV_TRAILER_PORTS_M 0x1f
|
|
#define MV_TRAILER_PORTS_S 16
|
|
#define MV_TRAILER_FLAGS_S 24
|
|
#define MV_TRAILER_OVERRIDE 0x80
|
|
|
|
|
|
#define MV_PORTS 5
|
|
#define MV_WANPORT 4
|
|
#define MV_CPUPORT 5
|
|
|
|
#define MV_BASE 0x10
|
|
|
|
#define MV_PHYPORT_BASE (MV_BASE + 0x0)
|
|
#define MV_PHYPORT(_n) (MV_PHYPORT_BASE + (_n))
|
|
#define MV_SWITCHPORT_BASE (MV_BASE + 0x8)
|
|
#define MV_SWITCHPORT(_n) (MV_SWITCHPORT_BASE + (_n))
|
|
#define MV_SWITCHREGS (MV_BASE + 0xf)
|
|
|
|
enum {
|
|
MV_PHY_CONTROL = 0x00,
|
|
MV_PHY_STATUS = 0x01,
|
|
MV_PHY_IDENT0 = 0x02,
|
|
MV_PHY_IDENT1 = 0x03,
|
|
MV_PHY_ANEG = 0x04,
|
|
MV_PHY_LINK_ABILITY = 0x05,
|
|
MV_PHY_ANEG_EXPAND = 0x06,
|
|
MV_PHY_XMIT_NEXTP = 0x07,
|
|
MV_PHY_LINK_NEXTP = 0x08,
|
|
MV_PHY_CONTROL1 = 0x10,
|
|
MV_PHY_STATUS1 = 0x11,
|
|
MV_PHY_INTR_EN = 0x12,
|
|
MV_PHY_INTR_STATUS = 0x13,
|
|
MV_PHY_INTR_PORT = 0x14,
|
|
MV_PHY_RECV_COUNTER = 0x16,
|
|
MV_PHY_LED_PARALLEL = 0x16,
|
|
MV_PHY_LED_STREAM = 0x17,
|
|
MV_PHY_LED_CTRL = 0x18,
|
|
MV_PHY_LED_OVERRIDE = 0x19,
|
|
MV_PHY_VCT_CTRL = 0x1a,
|
|
MV_PHY_VCT_STATUS = 0x1b,
|
|
MV_PHY_CONTROL2 = 0x1e
|
|
};
|
|
#define MV_PHYREG(_type, _port) MV_PHYPORT(_port), MV_PHY_##_type
|
|
|
|
enum {
|
|
MV_PORT_STATUS = 0x00,
|
|
MV_PORT_IDENT = 0x03,
|
|
MV_PORT_CONTROL = 0x04,
|
|
MV_PORT_VLANMAP = 0x06,
|
|
MV_PORT_ASSOC = 0x0b,
|
|
MV_PORT_RXCOUNT = 0x10,
|
|
MV_PORT_TXCOUNT = 0x11,
|
|
};
|
|
#define MV_PORTREG(_type, _port) MV_SWITCHPORT(_port), MV_PORT_##_type
|
|
|
|
enum {
|
|
MV_PORTCTRL_BLOCK = (1 << 0),
|
|
MV_PORTCTRL_LEARN = (2 << 0),
|
|
MV_PORTCTRL_ENABLED = (3 << 0),
|
|
MV_PORTCTRL_VLANTUN = (1 << 7), /* Enforce VLANs on packets */
|
|
MV_PORTCTRL_RXTR = (1 << 8), /* Enable Marvell packet trailer for ingress */
|
|
MV_PORTCTRL_HEADER = (1 << 11), /* Enable Marvell packet header mode for port */
|
|
MV_PORTCTRL_TXTR = (1 << 14), /* Enable Marvell packet trailer for egress */
|
|
MV_PORTCTRL_FORCEFL = (1 << 15), /* force flow control */
|
|
};
|
|
|
|
#define MV_PORTVLAN_ID(_n) (((_n) & 0xf) << 12)
|
|
#define MV_PORTVLAN_PORTS(_n) ((_n) & 0x3f)
|
|
|
|
#define MV_PORTASSOC_PORTS(_n) ((_n) & 0x1f)
|
|
#define MV_PORTASSOC_MONITOR (1 << 15)
|
|
|
|
enum {
|
|
MV_SWITCH_MAC0 = 0x01,
|
|
MV_SWITCH_MAC1 = 0x02,
|
|
MV_SWITCH_MAC2 = 0x03,
|
|
MV_SWITCH_CTRL = 0x04,
|
|
MV_SWITCH_ATU_CTRL = 0x0a,
|
|
MV_SWITCH_ATU_OP = 0x0b,
|
|
MV_SWITCH_ATU_DATA = 0x0c,
|
|
MV_SWITCH_ATU_MAC0 = 0x0d,
|
|
MV_SWITCH_ATU_MAC1 = 0x0e,
|
|
MV_SWITCH_ATU_MAC2 = 0x0f,
|
|
};
|
|
#define MV_SWITCHREG(_type) MV_SWITCHREGS, MV_SWITCH_##_type
|
|
|
|
enum {
|
|
MV_SWITCHCTL_EEIE = (1 << 0), /* EEPROM interrupt enable */
|
|
MV_SWITCHCTL_PHYIE = (1 << 1), /* PHY interrupt enable */
|
|
MV_SWITCHCTL_ATUDONE= (1 << 2), /* ATU done interrupt enable */
|
|
MV_SWITCHCTL_ATUIE = (1 << 3), /* ATU interrupt enable */
|
|
MV_SWITCHCTL_CTRMODE= (1 << 8), /* statistics for rx and tx errors */
|
|
MV_SWITCHCTL_RELOAD = (1 << 9), /* reload registers from eeprom */
|
|
MV_SWITCHCTL_MSIZE = (1 << 10), /* increase maximum frame size */
|
|
MV_SWITCHCTL_DROP = (1 << 13), /* discard frames with excessive collisions */
|
|
};
|
|
|
|
enum {
|
|
#define MV_ATUCTL_AGETIME_MIN 16
|
|
#define MV_ATUCTL_AGETIME_MAX 4080
|
|
#define MV_ATUCTL_AGETIME(_n) ((((_n) / 16) & 0xff) << 4)
|
|
MV_ATUCTL_ATU_256 = (0 << 12),
|
|
MV_ATUCTL_ATU_512 = (1 << 12),
|
|
MV_ATUCTL_ATU_1K = (2 << 12),
|
|
MV_ATUCTL_ATUMASK = (3 << 12),
|
|
MV_ATUCTL_NO_LEARN = (1 << 14),
|
|
MV_ATUCTL_RESET = (1 << 15),
|
|
};
|
|
|
|
enum {
|
|
#define MV_ATUOP_DBNUM(_n) ((_n) & 0x0f)
|
|
|
|
MV_ATUOP_NOOP = (0 << 12),
|
|
MV_ATUOP_FLUSH_ALL = (1 << 12),
|
|
MV_ATUOP_FLUSH_U = (2 << 12),
|
|
MV_ATUOP_LOAD_DB = (3 << 12),
|
|
MV_ATUOP_GET_NEXT = (4 << 12),
|
|
MV_ATUOP_FLUSH_DB = (5 << 12),
|
|
MV_ATUOP_FLUSH_DB_UU= (6 << 12),
|
|
|
|
MV_ATUOP_INPROGRESS = (1 << 15),
|
|
};
|
|
|
|
#define MV_IDENT_MASK 0xfff0
|
|
#define MV_IDENT_VALUE 0x0600
|
|
|
|
#endif
|