juhosg db9d0a7ff5 ramips: set clk_is_20mhz for rt2x00 on RT3352/RT5350 ... Signed-off-by: Daniel Golle <dgolle@allnet.de> Signed-off-by: Gabor Juhos <juhosg@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@34270 3c298f89-4303-0410-b956-a3cf2f4a3e73		2012-11-20 07:19:10 +00:00
..
include/asm/mach-ralink	ramips: set clk_is_20mhz for rt2x00 on RT3352/RT5350	2012-11-20 07:19:10 +00:00
pci	ramips: rt288x: don't register the PCI controller on each board	2012-02-16 08:17:52 +00:00
ralink	ramips: set clk_is_20mhz for rt2x00 on RT3352/RT5350	2012-11-20 07:19:10 +00:00