mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-05 08:55:19 +02:00
12a0868f92
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@24087 3c298f89-4303-0410-b956-a3cf2f4a3e73
346 lines
11 KiB
C
346 lines
11 KiB
C
/*
|
|
* m5485sim.h -- ColdFire 547x/548x System Integration Unit support.
|
|
* Copyright 2007-2009 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
#ifndef m5485sim_h
|
|
#define m5485sim_h
|
|
/*
|
|
* System Integration Unit Registers
|
|
*/
|
|
#define MCF_SDRAMDS MCF_REG32(0x000004)
|
|
/* SDRAM Drive Strength */
|
|
#define MCF_SBCR MCF_REG32(0x000010)
|
|
/* System Breakpoint Control */
|
|
#define MCF_CSnCFG(x) MCF_REG32(0x000020+(x*4))
|
|
/* SDRAM Chip Select X */
|
|
#define MCF_SECSACR MCF_REG32(0x000038)
|
|
/* Sequential Access Control */
|
|
#define MCF_RSR MCF_REG32(0x000044)
|
|
/* Reset Status */
|
|
#define MCF_JTAGID MCF_REG32(0x000050)
|
|
/* JTAG Device Identification */
|
|
#define MCF_XARB_PRIEN MCF_REG32(0x000264)
|
|
/* Arbiter master pri enable */
|
|
#define MCF_XARB_PRI MCF_REG32(0x000268)
|
|
/* Arbiter master pri levels */
|
|
|
|
/*
|
|
* FlexBus Chip Selects Registers
|
|
*/
|
|
#define MCF_CSARn(x) MCF_REG32(0x000500+(x*0xC))
|
|
#define MCF_CSMRn(x) MCF_REG32(0x000504+(x*0xC))
|
|
#define MCF_CSCRn(x) MCF_REG32(0x000508+(x*0xC))
|
|
|
|
/*
|
|
* Interrupt Controller Registers
|
|
*/
|
|
#define MCF_IPRH MCF_REG32(0x000700)
|
|
#define MCF_IPRL MCF_REG32(0x000704)
|
|
#define MCF_IMRH MCF_REG32(0x000708)
|
|
#define MCF_IMRL MCF_REG32(0x00070C)
|
|
#define MCF_INTFRCH MCF_REG32(0x000710)
|
|
#define MCF_INTFRCL MCF_REG32(0x000714)
|
|
#define MCF_IRLR MCF_REG08(0x000718)
|
|
#define MCF_IACKLPR MCF_REG08(0x000719)
|
|
#define MCF_SWIACK MCF_REG08(0x0007E0)
|
|
#define MCF_LnIACK(x) MCF_REG08(0x0007E4+((x)*0x004))
|
|
#define MCF_ICR(x) MCF_REG08(0x000740+((x)*0x001))
|
|
|
|
/*
|
|
* Slice Timers Registers
|
|
*/
|
|
#define MCF_SLTCNT(x) MCF_REG32(0x000900+((x)*0x010))
|
|
#define MCF_SCR(x) MCF_REG32(0x000904+((x)*0x010))
|
|
#define MCF_SCNT(x) MCF_REG32(0x000908+((x)*0x010))
|
|
#define MCF_SSR(x) MCF_REG32(0x00090C+((x)*0x010))
|
|
|
|
/*
|
|
* Interrupt sources
|
|
*/
|
|
#define ISC_EPORT_Fn(x) (x)
|
|
/* EPORT Interrupts */
|
|
#define ISC_USB_EPn(x) (15+(x))
|
|
/* USB Endopint */
|
|
#define ISC_USB_ISR (22)
|
|
/* USB General source */
|
|
#define ISC_USB_AISR (22)
|
|
/* USB core source */
|
|
#define ISC_DSPI_OVRFW (25)
|
|
/* DSPI overflow */
|
|
#define ISC_DSPI_RFOF (26)
|
|
#define ISC_DSPI_RFDF (27)
|
|
#define ISC_DSPI_TFUF (28)
|
|
#define ISC_DSPI_TCF (29)
|
|
#define ISC_DSPI_TFFF (30)
|
|
#define ISC_DSPI_EOQF (31)
|
|
#define ISC_PSCn(x) (35-(x))
|
|
#define ISC_COMM_TIM (36)
|
|
#define ISC_SEC (37)
|
|
#define ISC_FEC1 (38)
|
|
#define ISC_FEC0 (39)
|
|
#define ISC_I2C (40)
|
|
#define ISC_PCI_ARB (41)
|
|
#define ISC_PCI_CB (42)
|
|
#define ISC_PCI_XLB (43)
|
|
#define ISC_DMA (48)
|
|
#define ISC_CANn_ERR(x) (49+(6*(x)))
|
|
#define ISC_CANn_BUSOFF(x) (50+(6*(x)))
|
|
#define ISC_CANn_MBOR(x) (51+(6*(x)))
|
|
#define ISC_CAN0_WAKEIN (52)
|
|
#define ISC_SLTn(x) (54-(x))
|
|
#define ISC_GPTn(x) (62-(x))
|
|
|
|
/*
|
|
* Interrupt level and priorities
|
|
*/
|
|
#define ILP_TOP (MCF_ICR_IL(5) | MCF_ICR_IP(3))
|
|
#define ILP_SLT0 (MCF_ICR_IL(5) | MCF_ICR_IP(2))
|
|
#define ILP_SLT1 (MCF_ICR_IL(5) | MCF_ICR_IP(1))
|
|
#define ILP_DMA (MCF_ICR_IL(5) | MCF_ICR_IP(0))
|
|
#define ILP_SEC (MCF_ICR_IL(4) | MCF_ICR_IP(7))
|
|
#define ILP_FEC0 (MCF_ICR_IL(4) | MCF_ICR_IP(6))
|
|
#define ILP_FEC1 (MCF_ICR_IL(4) | MCF_ICR_IP(5))
|
|
#define ILP_PCI_XLB (MCF_ICR_IL(4) | MCF_ICR_IP(4))
|
|
#define ILP_PCI_ARB (MCF_ICR_IL(4) | MCF_ICR_IP(3))
|
|
#define ILP_PCI_CB (MCF_ICR_IL(4) | MCF_ICR_IP(2))
|
|
#define ILP_I2C (MCF_ICR_IL(4) | MCF_ICR_IP(1))
|
|
|
|
#define ILP_USB_EPn(x) (MCF_ICR_IL(3) | MCF_ICR_IP(7-(x)))
|
|
#define ILP_USB_EP0 (MCF_ICR_IL(3) | MCF_ICR_IP(7))
|
|
#define ILP_USB_EP1 (MCF_ICR_IL(3) | MCF_ICR_IP(6))
|
|
#define ILP_USB_EP2 (MCF_ICR_IL(3) | MCF_ICR_IP(5))
|
|
#define ILP_USB_EP3 (MCF_ICR_IL(3) | MCF_ICR_IP(4))
|
|
#define ILP_USB_EP4 (MCF_ICR_IL(3) | MCF_ICR_IP(3))
|
|
#define ILP_USB_EP5 (MCF_ICR_IL(3) | MCF_ICR_IP(2))
|
|
#define ILP_USB_EP6 (MCF_ICR_IL(3) | MCF_ICR_IP(1))
|
|
#define ILP_USB_ISR (MCF_ICR_IL(3) | MCF_ICR_IP(0))
|
|
|
|
#define ILP_USB_AISR (MCF_ICR_IL(2) | MCF_ICR_IP(7))
|
|
#define ILP_DSPI_OVRFW (MCF_ICR_IL(2) | MCF_ICR_IP(6))
|
|
#define ILP_DSPI_RFOF (MCF_ICR_IL(2) | MCF_ICR_IP(5))
|
|
#define ILP_DSPI_RFDF (MCF_ICR_IL(2) | MCF_ICR_IP(4))
|
|
#define ILP_DSPI_TFUF (MCF_ICR_IL(2) | MCF_ICR_IP(3))
|
|
#define ILP_DSPI_TCF (MCF_ICR_IL(2) | MCF_ICR_IP(2))
|
|
#define ILP_DSPI_TFFF (MCF_ICR_IL(2) | MCF_ICR_IP(1))
|
|
#define ILP_DSPI_EOQF (MCF_ICR_IL(2) | MCF_ICR_IP(0))
|
|
|
|
#define ILP_COMM_TIM (MCF_ICR_IL(1) | MCF_ICR_IP(7))
|
|
#define ILP_PSCn(x) (MCF_ICR_IL(1) | MCF_ICR_IP(3-((x)&3)))
|
|
#define ILP_PSC0 (MCF_ICR_IL(1) | MCF_ICR_IP(3))
|
|
#define ILP_PSC1 (MCF_ICR_IL(1) | MCF_ICR_IP(2))
|
|
#define ILP_PSC2 (MCF_ICR_IL(1) | MCF_ICR_IP(1))
|
|
#define ILP_PSC3 (MCF_ICR_IL(1) | MCF_ICR_IP(0))
|
|
|
|
|
|
|
|
|
|
|
|
/********************************************************************/
|
|
|
|
/*
|
|
* System Integration Unit Bitfields
|
|
*/
|
|
|
|
/* SBCR */
|
|
#define MCF_SBCR_PIN2DSPI (0x08000000)
|
|
#define MCF_SBCR_DMA2CPU (0x10000000)
|
|
#define MCF_SBCR_CPU2DMA (0x20000000)
|
|
#define MCF_SBCR_PIN2DMA (0x40000000)
|
|
#define MCF_SBCR_PIN2CPU (0x80000000)
|
|
|
|
/* SECSACR */
|
|
#define MCF_SECSACR_SEQEN (0x00000001)
|
|
|
|
/* RSR */
|
|
#define MCF_RSR_RST (0x00000001)
|
|
#define MCF_RSR_RSTWD (0x00000002)
|
|
#define MCF_RSR_RSTJTG (0x00000008)
|
|
|
|
/* JTAGID */
|
|
#define MCF_JTAGID_REV (0xF0000000)
|
|
#define MCF_JTAGID_PROCESSOR (0x0FFFFFFF)
|
|
#define MCF_JTAGID_MCF5485 (0x0800C01D)
|
|
#define MCF_JTAGID_MCF5484 (0x0800D01D)
|
|
#define MCF_JTAGID_MCF5483 (0x0800E01D)
|
|
#define MCF_JTAGID_MCF5482 (0x0800F01D)
|
|
#define MCF_JTAGID_MCF5481 (0x0801001D)
|
|
#define MCF_JTAGID_MCF5480 (0x0801101D)
|
|
#define MCF_JTAGID_MCF5475 (0x0801201D)
|
|
#define MCF_JTAGID_MCF5474 (0x0801301D)
|
|
#define MCF_JTAGID_MCF5473 (0x0801401D)
|
|
#define MCF_JTAGID_MCF5472 (0x0801501D)
|
|
#define MCF_JTAGID_MCF5471 (0x0801601D)
|
|
#define MCF_JTAGID_MCF5470 (0x0801701D)
|
|
|
|
|
|
/*
|
|
* Interrupt Controller Bitfields
|
|
*/
|
|
#define MCF_IRLR_IRQ(x) (((x)&0x7F)<<1)
|
|
#define MCF_IACKLPR_PRI(x) (((x)&0x0F)<<0)
|
|
#define MCF_IACKLPR_LEVEL(x) (((x)&0x07)<<4)
|
|
#define MCF_ICR_IP(x) (((x)&0x07)<<0)
|
|
#define MCF_ICR_IL(x) (((x)&0x07)<<3)
|
|
|
|
/*
|
|
* Slice Timers Bitfields
|
|
*/
|
|
#define MCF_SCR_TEN (0x01000000)
|
|
#define MCF_SCR_IEN (0x02000000)
|
|
#define MCF_SCR_RUN (0x04000000)
|
|
#define MCF_SSR_ST (0x01000000)
|
|
#define MCF_SSR_BE (0x02000000)
|
|
|
|
|
|
/*
|
|
* Some needed coldfire registers
|
|
*/
|
|
#define MCF_PAR_PCIBG MCF_REG16(0x000A48)
|
|
#define MCF_PAR_PCIBR MCF_REG16(0x000A4A)
|
|
#define MCF_PAR_PSCn(x) MCF_REG08(0x000A4F-((x)&0x3))
|
|
#define MCF_PAR_FECI2CIRQ MCF_REG16(0x000A44)
|
|
#define MCF_PAR_DSPI MCF_REG16(0x000A50)
|
|
#define MCF_PAR_TIMER MCF_REG08(0X000A52)
|
|
#define MCF_EPPAR MCF_REG16(0x000F00)
|
|
#define MCF_EPDDR MCF_REG08(0x000F04)
|
|
#define MCF_EPIER MCF_REG08(0x000F05)
|
|
#define MCF_EPFR MCF_REG08(0x000F0C)
|
|
|
|
/*
|
|
* Some GPIO bitfields
|
|
*/
|
|
#define MCF_PAR_SDA (0x0008)
|
|
#define MCF_PAR_SCL (0x0004)
|
|
#define MCF_PAR_PSC_TXD (0x04)
|
|
#define MCF_PAR_PSC_RXD (0x08)
|
|
#define MCF_PAR_PSC_RTS(x) (((x)&0x03)<<4)
|
|
#define MCF_PAR_PSC_CTS(x) (((x)&0x03)<<6)
|
|
#define MCF_PAR_PSC_CTS_GPIO (0x00)
|
|
#define MCF_PAR_PSC_CTS_BCLK (0x80)
|
|
#define MCF_PAR_PSC_CTS_CTS (0xC0)
|
|
#define MCF_PAR_PSC_RTS_GPIO (0x00)
|
|
#define MCF_PAR_PSC_RTS_FSYNC (0x20)
|
|
#define MCF_PAR_PSC_RTS_RTS (0x30)
|
|
#define MCF_PAR_PSC_CANRX (0x40)
|
|
|
|
/*
|
|
* FlexCAN Module Configuration Register
|
|
*/
|
|
#define CANMCR_MDIS (0x80000000)
|
|
#define CANMCR_FRZ (0x40000000)
|
|
#define CANMCR_HALT (0x10000000)
|
|
#define CANMCR_SOFTRST (0x02000000)
|
|
#define CANMCR_NOTRDY (0x08000000)
|
|
#define CANMCR_FRZACK (0x01000000)
|
|
#define CANMCR_SUPV (0x00800000)
|
|
#define CANMCR_MAXMB (0x0F)
|
|
/*
|
|
* FlexCAN Control Register
|
|
*/
|
|
#define CANCTRL_PRESDIV(x) (((x)&0xFF)<<24)
|
|
#define CANCTRL_RJW(x) (((x)&0x03)<<22)
|
|
#define CANCTRL_PSEG1(x) (((x)&0x07)<<19)
|
|
#define CANCTRL_PSEG2(x) (((x)&0x07)<<16)
|
|
#define CANCTRL_BOFFMSK (0x00008000)
|
|
#define CANCTRL_ERRMSK (0x00004000)
|
|
#define CANCTRL_CLKSRC (0x00002000)
|
|
#define CANCTRL_LPB (0x00001000)
|
|
#define CANCTRL_SAMP(x) (((x)&0x01)<<7)
|
|
#define CANCTRL_BOFFREC (0x00000040)
|
|
#define CANCTRL_TSYNC (0x00000020)
|
|
#define CANCTRL_LBUF (0x00000010)
|
|
#define CANCTRL_LOM (0x00000008)
|
|
#define CANCTRL_PROPSEG(x) ((x)&0x07)
|
|
|
|
/*
|
|
* FlexCAN Error Counter Register
|
|
*/
|
|
#define ERRCNT_RXECTR(x) (((x)&0xFF)<<8)
|
|
#define ERRCNT_TXECTR(x) ((x)&0xFF)
|
|
|
|
/*
|
|
* FlexCAN Error and Status Register
|
|
*/
|
|
#define ERRSTAT_BITERR(x) (((x)&0x03)<<14)
|
|
#define ERRSTAT_ACKERR (0x00002000)
|
|
#define ERRSTAT_CRCERR (0x00001000)
|
|
#define ERRSTAT_FRMERR (0x00000800)
|
|
#define ERRSTAT_STFERR (0x00000400)
|
|
#define ERRSTAT_TXWRN (0x00000200)
|
|
#define ERRSTAT_RXWRN (0x00000100)
|
|
#define ERRSTAT_IDLE (0x00000080)
|
|
#define ERRSTAT_TXRX (0x00000040)
|
|
#define ERRSTAT_FLTCONF(x) (((x)&0x03)<<4)
|
|
#define ERRSTAT_BOFFINT (0x00000004)
|
|
#define ERRSTAT_ERRINT (0x00000002)
|
|
|
|
/*
|
|
* Interrupt Mask Register
|
|
*/
|
|
#define IMASK_BUF15M (0x8000)
|
|
#define IMASK_BUF14M (0x4000)
|
|
#define IMASK_BUF13M (0x2000)
|
|
#define IMASK_BUF12M (0x1000)
|
|
#define IMASK_BUF11M (0x0800)
|
|
#define IMASK_BUF10M (0x0400)
|
|
#define IMASK_BUF9M (0x0200)
|
|
#define IMASK_BUF8M (0x0100)
|
|
#define IMASK_BUF7M (0x0080)
|
|
#define IMASK_BUF6M (0x0040)
|
|
#define IMASK_BUF5M (0x0020)
|
|
#define IMASK_BUF4M (0x0010)
|
|
#define IMASK_BUF3M (0x0008)
|
|
#define IMASK_BUF2M (0x0004)
|
|
#define IMASK_BUF1M (0x0002)
|
|
#define IMASK_BUF0M (0x0001)
|
|
#define IMASK_BUFnM(x) (0x1<<(x))
|
|
#define IMASK_BUFF_ENABLE_ALL (0xFFFF)
|
|
#define IMASK_BUFF_DISABLE_ALL (0x0000)
|
|
|
|
/*
|
|
* Interrupt Flag Register
|
|
*/
|
|
#define IFLAG_BUF15M (0x8000)
|
|
#define IFLAG_BUF14M (0x4000)
|
|
#define IFLAG_BUF13M (0x2000)
|
|
#define IFLAG_BUF12M (0x1000)
|
|
#define IFLAG_BUF11M (0x0800)
|
|
#define IFLAG_BUF10M (0x0400)
|
|
#define IFLAG_BUF9M (0x0200)
|
|
#define IFLAG_BUF8M (0x0100)
|
|
#define IFLAG_BUF7M (0x0080)
|
|
#define IFLAG_BUF6M (0x0040)
|
|
#define IFLAG_BUF5M (0x0020)
|
|
#define IFLAG_BUF4M (0x0010)
|
|
#define IFLAG_BUF3M (0x0008)
|
|
#define IFLAG_BUF2M (0x0004)
|
|
#define IFLAG_BUF1M (0x0002)
|
|
#define IFLAG_BUF0M (0x0001)
|
|
#define IFLAG_BUFF_SET_ALL (0xFFFF)
|
|
#define IFLAG_BUFF_CLEAR_ALL (0x0000)
|
|
#define IFLAG_BUFnM(x) (0x1<<(x))
|
|
|
|
/*
|
|
* Message Buffers
|
|
*/
|
|
#define MB_CNT_CODE(x) (((x)&0x0F)<<24)
|
|
#define MB_CNT_SRR (0x00400000)
|
|
#define MB_CNT_IDE (0x00200000)
|
|
#define MB_CNT_RTR (0x00100000)
|
|
#define MB_CNT_TIMESTAMP(x) ((x)&0xFFFF)
|
|
#define MB_ID_STD (0x07FF)
|
|
#define MB_ID_EXT (0x1FFFFFFF)
|
|
#define MB_CODE_MASK (0xF0FFFFFF)
|
|
#define CAN_MB 16
|
|
#define PDEV_MAX 2
|
|
|
|
/*
|
|
* Some used coldfire values
|
|
*/
|
|
#define MCF_EPIER_EPIE(x) (0x01 << (x))
|
|
#define MCF_EPPAR_EPPAx_FALLING (2)
|
|
#define MCF_EPPAR_EPPA(n, x) (((x)&0x0003) << (2*n))
|
|
|
|
|
|
#endif /* m5485sim_h */
|