mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-11-25 07:01:51 +02:00
bdad94fa1a
fix the patch erro after rebase
366 lines
10 KiB
Diff
366 lines
10 KiB
Diff
From 17f15e207516c665bb080f650e04e01577069979 Mon Sep 17 00:00:00 2001
|
|
From: Xiangfu Liu <xiangfu.z@gmail.com>
|
|
Date: Mon, 31 Aug 2009 10:47:00 +0800
|
|
Subject: [PATCH] qi_lb60
|
|
|
|
---
|
|
arch/mips/Kconfig | 8 ++
|
|
arch/mips/include/asm/mach-jz4740/board-qi_lb60.h | 79 +++++++++++++++
|
|
arch/mips/include/asm/mach-jz4740/jz4740.h | 4 +
|
|
arch/mips/jz4740/Makefile | 1 +
|
|
arch/mips/jz4740/board-qi_lb60.c | 110 +++++++++++++++++++++
|
|
drivers/video/jzlcd.c | 23 +++--
|
|
drivers/video/jzlcd.h | 15 +++-
|
|
7 files changed, 227 insertions(+), 13 deletions(-)
|
|
create mode 100644 arch/mips/include/asm/mach-jz4740/board-qi_lb60.h
|
|
create mode 100644 arch/mips/jz4740/board-qi_lb60.c
|
|
mode change 100755 => 100644 drivers/video/jz4740_slcd.c
|
|
mode change 100755 => 100644 drivers/video/jzlcd.c
|
|
mode change 100755 => 100644 drivers/video/jzlcd.h
|
|
|
|
diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig
|
|
index 4ae3315..24e775f 100644
|
|
--- a/arch/mips/Kconfig
|
|
+++ b/arch/mips/Kconfig
|
|
@@ -656,6 +656,14 @@ config CAVIUM_OCTEON_REFERENCE_BOARD
|
|
Hikari
|
|
Say Y here for most Octeon reference boards.
|
|
|
|
+config JZ4740_QI_LB60
|
|
+ bool "Ingenic JZ4740 QI_LB60 board"
|
|
+ select DMA_NONCOHERENT
|
|
+ select SYS_HAS_CPU_MIPS32_R1
|
|
+ select SYS_SUPPORTS_32BIT_KERNEL
|
|
+ select SYS_SUPPORTS_LITTLE_ENDIAN
|
|
+ select SOC_JZ4740
|
|
+
|
|
endchoice
|
|
|
|
source "arch/mips/alchemy/Kconfig"
|
|
diff --git a/arch/mips/include/asm/mach-jz4740/board-qi_lb60.h b/arch/mips/include/asm/mach-jz4740/board-qi_lb60.h
|
|
new file mode 100644
|
|
index 0000000..b2f02f4
|
|
--- /dev/null
|
|
+++ b/arch/mips/include/asm/mach-jz4740/board-qi_lb60.h
|
|
@@ -0,0 +1,79 @@
|
|
+/*
|
|
+ * linux/include/asm-mips/mach-jz4740/board-qi_lb60.h
|
|
+ *
|
|
+ * Copyright (c) 2009 Qi Hardware inc.,
|
|
+ * Author: Xiangfu Liu <xiangfu@qi-hardware.com>
|
|
+ *
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
+ * it under the terms of the GNU General Public License version 3 as
|
|
+ * published by the Free Software Foundation.
|
|
+ */
|
|
+
|
|
+#ifndef __ASM_JZ4740_QI_LB60_H__
|
|
+#define __ASM_JZ4740_QI_LB60_H__
|
|
+
|
|
+/*
|
|
+ * Frequencies of on-board oscillators
|
|
+ */
|
|
+#define JZ_EXTAL 12000000 /* Main extal freq: 12 MHz */
|
|
+#define JZ_EXTAL2 32768 /* RTC extal freq: 32.768 KHz */
|
|
+
|
|
+/*
|
|
+ * GPIO
|
|
+ */
|
|
+#define GPIO_DC_DETE_N (2 * 32 + 26)
|
|
+#define GPIO_CHARG_STAT_N (2 * 32 + 27)
|
|
+#define GPIO_LED_EN (2 * 32 + 28)
|
|
+#define GPIO_LCD_CS (2 * 32 + 21)
|
|
+#define GPIO_DISP_OFF_N (3 * 32 + 21)
|
|
+#define GPIO_PWM (3 * 32 + 27)
|
|
+
|
|
+#define GPIO_AMP_EN (3 * 32 + 4)
|
|
+
|
|
+#define GPIO_SD_CD_N (3 * 32 + 0)
|
|
+#define GPIO_SD_VCC_EN_N (3 * 32 + 2)
|
|
+#define GPIO_SD_WP (3 * 32 + 16)
|
|
+
|
|
+#define GPIO_USB_DETE (3 * 32 + 28)
|
|
+#define GPIO_BUZZ_PWM (3 * 32 + 27)
|
|
+#define GPIO_UDC_HOTPLUG GPIO_USB_DETE
|
|
+
|
|
+#define GPIO_AUDIO_POP (1 * 32 + 29)
|
|
+#define GPIO_COB_TEST (1 * 32 + 30)
|
|
+
|
|
+#define GPIO_KEYOUT_BASE (2 * 32 + 10)
|
|
+#define GPIO_KEYIN_BASE (3 * 32 + 18)
|
|
+#define GPIO_KEYIN_8 (3 * 32 + 26)
|
|
+
|
|
+/*
|
|
+ * MMC/SD
|
|
+ */
|
|
+#define MSC_WP_PIN GPIO_SD_WP
|
|
+#define MSC_HOTPLUG_PIN GPIO_SD_CD_N
|
|
+#define MSC_HOTPLUG_IRQ (IRQ_GPIO_0 + GPIO_SD_CD_N)
|
|
+
|
|
+#define __msc_init_io() \
|
|
+do { \
|
|
+ __gpio_as_output(GPIO_SD_VCC_EN_N); \
|
|
+ __gpio_as_input(GPIO_SD_CD_N); \
|
|
+} while (0)
|
|
+
|
|
+#define __msc_enable_power() \
|
|
+do { \
|
|
+ __gpio_clear_pin(GPIO_SD_VCC_EN_N); \
|
|
+} while (0)
|
|
+
|
|
+#define __msc_disable_power() \
|
|
+do { \
|
|
+ __gpio_set_pin(GPIO_SD_VCC_EN_N); \
|
|
+} while (0)
|
|
+
|
|
+#define __msc_card_detected(s) \
|
|
+({ \
|
|
+ int detected = 1; \
|
|
+ if (!__gpio_get_pin(GPIO_SD_CD_N)) \
|
|
+ detected = 0; \
|
|
+ detected; \
|
|
+})
|
|
+
|
|
+#endif /* __ASM_JZ4740_QI_LB60_H__ */
|
|
diff --git a/arch/mips/include/asm/mach-jz4740/jz4740.h b/arch/mips/include/asm/mach-jz4740/jz4740.h
|
|
index 437caf4..d38d5f1 100644
|
|
--- a/arch/mips/include/asm/mach-jz4740/jz4740.h
|
|
+++ b/arch/mips/include/asm/mach-jz4740/jz4740.h
|
|
@@ -43,6 +43,10 @@
|
|
#include <asm/mach-jz4740/board-virgo.h>
|
|
#endif
|
|
|
|
+#ifdef CONFIG_JZ4740_QI_LB60
|
|
+#include <asm/mach-jz4740/board-qi_lb60.h>
|
|
+#endif
|
|
+
|
|
/* Add other platform definition here ... */
|
|
|
|
|
|
diff --git a/arch/mips/jz4740/Makefile b/arch/mips/jz4740/Makefile
|
|
index 0259876..8491d5f 100644
|
|
--- a/arch/mips/jz4740/Makefile
|
|
+++ b/arch/mips/jz4740/Makefile
|
|
@@ -16,6 +16,7 @@ obj-$(CONFIG_JZ4740_LEO) += board-leo.o
|
|
obj-$(CONFIG_JZ4740_LYRA) += board-lyra.o
|
|
obj-$(CONFIG_JZ4725_DIPPER) += board-dipper.o
|
|
obj-$(CONFIG_JZ4720_VIRGO) += board-virgo.o
|
|
+obj-$(CONFIG_JZ4740_QI_LB60) += board-qi_lb60.o
|
|
|
|
# PM support
|
|
|
|
diff --git a/arch/mips/jz4740/board-qi_lb60.c b/arch/mips/jz4740/board-qi_lb60.c
|
|
new file mode 100644
|
|
index 0000000..127fad8
|
|
--- /dev/null
|
|
+++ b/arch/mips/jz4740/board-qi_lb60.c
|
|
@@ -0,0 +1,110 @@
|
|
+/*
|
|
+ * linux/arch/mips/jz4740/board-qi_lb60.c
|
|
+ *
|
|
+ * QI_LB60 setup routines.
|
|
+ *
|
|
+ * Copyright (c) 2009 Qi Hardware inc.,
|
|
+ * Author: Xiangfu Liu <xiangfu@qi-hardware.com>
|
|
+ *
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
+ * it under the terms of the GNU General Public License version 3 as
|
|
+ * published by the Free Software Foundation.
|
|
+ */
|
|
+
|
|
+#include <linux/init.h>
|
|
+#include <linux/sched.h>
|
|
+#include <linux/ioport.h>
|
|
+#include <linux/mm.h>
|
|
+#include <linux/console.h>
|
|
+#include <linux/delay.h>
|
|
+
|
|
+#include <asm/cpu.h>
|
|
+#include <asm/bootinfo.h>
|
|
+#include <asm/mipsregs.h>
|
|
+#include <asm/reboot.h>
|
|
+
|
|
+#include <asm/jzsoc.h>
|
|
+
|
|
+extern void (*jz_timer_callback)(void);
|
|
+
|
|
+static void dancing(void)
|
|
+{
|
|
+ static unsigned int count = 0;
|
|
+
|
|
+ count ++;
|
|
+ count &= 1;
|
|
+ if (count)
|
|
+ __gpio_set_pin(GPIO_LED_EN);
|
|
+ else
|
|
+ __gpio_clear_pin(GPIO_LED_EN);
|
|
+}
|
|
+
|
|
+static void pi_timer_callback(void)
|
|
+{
|
|
+ static unsigned long count = 0;
|
|
+
|
|
+ if ((++count) % 50 == 0) {
|
|
+ dancing();
|
|
+ count = 0;
|
|
+ }
|
|
+}
|
|
+
|
|
+static void __init board_cpm_setup(void)
|
|
+{
|
|
+ /* Stop unused module clocks here.
|
|
+ * We have started all module clocks at arch/mips/jz4740/setup.c.
|
|
+ */
|
|
+}
|
|
+
|
|
+static void __init board_gpio_setup(void)
|
|
+{
|
|
+ /*
|
|
+ * Most of the GPIO pins should have been initialized by the boot-loader
|
|
+ */
|
|
+
|
|
+ /*
|
|
+ * Initialize MSC pins
|
|
+ */
|
|
+ /* __gpio_as_msc(); */
|
|
+
|
|
+ /*
|
|
+ * Initialize LCD pins
|
|
+ */
|
|
+ /* __gpio_as_lcd_18bit(); */
|
|
+
|
|
+ /*
|
|
+ * Initialize SSI pins
|
|
+ */
|
|
+ /* __gpio_as_ssi(); */
|
|
+
|
|
+ /*
|
|
+ * Initialize I2C pins
|
|
+ */
|
|
+ /* __gpio_as_i2c(); */
|
|
+
|
|
+ /*
|
|
+ * Initialize Other pins
|
|
+ */
|
|
+ __gpio_as_output(GPIO_SD_VCC_EN_N);
|
|
+ __gpio_disable_pull(GPIO_SD_VCC_EN_N);
|
|
+ __gpio_clear_pin(GPIO_SD_VCC_EN_N);
|
|
+
|
|
+ __gpio_as_input(GPIO_SD_CD_N);
|
|
+ __gpio_disable_pull(GPIO_SD_CD_N);
|
|
+
|
|
+ __gpio_as_input(GPIO_SD_WP);
|
|
+ __gpio_disable_pull(GPIO_SD_WP);
|
|
+
|
|
+ __gpio_as_input(GPIO_DC_DETE_N);
|
|
+ __gpio_as_input(GPIO_CHARG_STAT_N);
|
|
+}
|
|
+
|
|
+void __init jz_board_setup(void)
|
|
+{
|
|
+ printk("Qi Hardware JZ4740 QI_LB60 setup\n");
|
|
+
|
|
+ board_cpm_setup();
|
|
+ board_gpio_setup();
|
|
+
|
|
+ jz_timer_callback = pi_timer_callback;
|
|
+}
|
|
diff --git a/drivers/video/jz4740_slcd.c b/drivers/video/jz4740_slcd.c
|
|
old mode 100755
|
|
new mode 100644
|
|
diff --git a/drivers/video/jzlcd.c b/drivers/video/jzlcd.c
|
|
old mode 100755
|
|
new mode 100644
|
|
index 6df9439..2cb7114
|
|
--- a/drivers/video/jzlcd.c
|
|
+++ b/drivers/video/jzlcd.c
|
|
@@ -127,15 +127,18 @@ static struct jzfb_info jzfb = {
|
|
MODE_TFT_GEN | HSYNC_N | VSYNC_N | PCLK_N | DE_N,
|
|
320, 240, 16, 60, 3, 3, 3, 3, 3, 85 /* 320x240 */
|
|
#endif
|
|
-#if defined(CONFIG_JZLCD_FOXCONN_PT035TN01) && defined(CONFIG_JZ4740_PAVO)
|
|
- MODE_TFT_GEN | HSYNC_N | VSYNC_N | MODE_TFT_18BIT | PCLK_N,
|
|
-// 320, 240, 18, 110, 1, 1, 10, 50, 10, 13
|
|
- 320, 240, 18, 80, 1, 1, 10, 50, 10, 13
|
|
-#endif
|
|
-#if defined(CONFIG_JZLCD_FOXCONN_PT035TN01) && !(defined(CONFIG_JZ4740_PAVO))
|
|
- MODE_TFT_GEN | HSYNC_N | VSYNC_N | PCLK_N,
|
|
- 320, 240, 16, 110, 1, 1, 10, 50, 10, 13
|
|
-#endif
|
|
+#if defined(CONFIG_JZLCD_FOXCONN_PT035TN01)
|
|
+ #if defined(CONFIG_JZ4740_PAVO)
|
|
+ MODE_TFT_GEN | HSYNC_N | VSYNC_N | MODE_TFT_18BIT | PCLK_N,
|
|
+ 320, 240, 18, 80, 1, 1, 10, 50, 10, 13
|
|
+ #elif defined(CONFIG_JZ4740_QI_LB60)
|
|
+ MODE_8BIT_SERIAL_TFT | PCLK_N | HSYNC_N | VSYNC_N,
|
|
+ 320, 240, 32, 70, 1, 1, 273, 140, 1, 20
|
|
+ #else
|
|
+ MODE_TFT_GEN | HSYNC_N | VSYNC_N | PCLK_N,
|
|
+ 320, 240, 16, 110, 1, 1, 10, 50, 10, 13
|
|
+ #endif
|
|
+#endif /* CONFIG_JZLCD_FOXCONN_PT035TN01 */
|
|
#if defined(CONFIG_JZLCD_INNOLUX_PT035TN01_SERIAL)
|
|
MODE_8BIT_SERIAL_TFT | PCLK_N | HSYNC_N | VSYNC_N,
|
|
320, 240, 32, 60, 1, 1, 10, 50, 10, 13
|
|
@@ -1487,7 +1490,7 @@ static int __init jzfb_probe(struct platform_device *pdev)
|
|
printk("fb%d: %s frame buffer device, using %dK of video memory\n",
|
|
cfb->fb.node, cfb->fb.fix.id, cfb->fb.fix.smem_len>>10);
|
|
|
|
- __lcd_display_on();
|
|
+ __lcd_display_off();
|
|
|
|
return 0;
|
|
|
|
diff --git a/drivers/video/jzlcd.h b/drivers/video/jzlcd.h
|
|
old mode 100755
|
|
new mode 100644
|
|
index 8a3d855..e2e6978
|
|
--- a/drivers/video/jzlcd.h
|
|
+++ b/drivers/video/jzlcd.h
|
|
@@ -363,7 +363,11 @@ do { \
|
|
#if defined(CONFIG_JZLCD_FOXCONN_PT035TN01) || defined(CONFIG_JZLCD_INNOLUX_PT035TN01_SERIAL)
|
|
|
|
#if defined(CONFIG_JZLCD_FOXCONN_PT035TN01) /* board pmp */
|
|
-#define MODE 0xcd /* 24bit parellel RGB */
|
|
+ #if defined(CONFIG_JZ4740_QI_LB60)
|
|
+ #define MODE 0xc9
|
|
+ #else
|
|
+ #define MODE 0xcd /* 24bit parellel RGB */
|
|
+ #endif
|
|
#endif
|
|
#if defined(CONFIG_JZLCD_INNOLUX_PT035TN01_SERIAL)
|
|
#define MODE 0xc9 /* 8bit serial RGB */
|
|
@@ -384,6 +388,11 @@ do { \
|
|
#define SPCK (32*1+17) //LCD_CLS
|
|
#define SPDA (32*2+12) //LCD_D12
|
|
#define LCD_RET (32*2+23) //LCD_REV, GPC23
|
|
+#elif defined(CONFIG_JZ4740_QI_LB60)
|
|
+ #define SPEN (32*2+21) //LCD_SPL
|
|
+ #define SPCK (32*2+23) //LCD_CLS
|
|
+ #define SPDA (32*2+22) //LCD_D12
|
|
+ #define LCD_RET (32*3+27)
|
|
#if 0 /*old driver*/
|
|
#define SPEN (32*1+18) //LCD_SPL
|
|
#define SPCK (32*1+17) //LCD_CLS
|
|
@@ -655,7 +664,7 @@ do { \
|
|
|
|
/*#if defined(CONFIG_JZ4740_LEO) || defined(CONFIG_JZ4740_PAVO)*/
|
|
#if defined(CONFIG_SOC_JZ4740)
|
|
-#if defined(CONFIG_JZ4740_PAVO) || defined(CONFIG_JZ4740_LYRA)
|
|
+#if defined(CONFIG_JZ4740_PAVO) || defined(CONFIG_JZ4740_LYRA) || defined(CONFIG_JZ4740_QI_LB60)
|
|
#define PWM_CHN 4 /* pwm channel */
|
|
#define PWM_FULL 101
|
|
/* 100 level: 0,1,...,100 */
|
|
@@ -724,7 +733,7 @@ do { \
|
|
do { \
|
|
__gpio_set_pin(GPIO_DISP_OFF_N); \
|
|
__lcd_special_on(); \
|
|
- __lcd_set_backlight_level(80); \
|
|
+ __lcd_set_backlight_level(20); \
|
|
} while (0)
|
|
|
|
#define __lcd_display_off() \
|
|
--
|
|
1.6.0.4
|
|
|