qi-hardware/wernermisc
1
0
Fork 0
mirror of git://projects.qi-hardware.com/wernermisc.git synced 2024-11-15 10:18:28 +02:00
Code

bacon/case/case.fpd: rearranged model of middle part

Browse Source 
The USB bay only exists at the body layer, while the layers above
simply clear the whole area.
This commit is contained in:
Werner Almesberger 2012-03-24 10:49:16 -03:00
parent fff8177f98
commit 24fdda0713
1 changed files with 39 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

58
bacon/case/case.fpd
View File

@ -104,16 +104,42 @@ frame top_surface {
/* ----- Middle part ------------------------------------------------------- */ /* ----- Middle part ------------------------------------------------------- */
frame mid_rrect { frame mid_rrect_ridge {
base: vec @(red, red) RRECT_SETUP(edge_, @, width, length);
RRECT_SETUP(edge_, base, width-2*red, length-2*red);
RRECT_DRAW_ARCS(edge_, ro_edge); RRECT_DRAW_ARCS(edge_, ro_edge);
usb_ur: vec edge_ur(-usb_roff+red, 0mm) base: vec @(red, red)
RRECT_SETUP(ridge_, base, width-2*red, length-2*red);
RRECT_DRAW_ARCS(ridge_, r);
usb_ur: vec edge_ur(-usb_roff, 0mm)
usb_ul: vec usb_ur(-usb_w, 0mm) usb_ul: vec usb_ur(-usb_w, 0mm)
usb_ll: vec usb_ul(0mm, -usb_d+red) usb_ll: vec usb_ul(0mm, -red)
usb_lr: vec usb_ur(0mm, -usb_d+red) usb_lr: vec usb_ur(0mm, -red)
line edge_lly edge_uly /* outside */
line edge_ulx usb_ul
line usb_ul usb_ll /* USB bay */
line usb_ll ridge_ulx
line ridge_uly ridge_lly /* inside */
line ridge_llx ridge_lrx
line ridge_lry ridge_ury
line ridge_urx usb_lr
line usb_lr usb_ur /* USB bay */
line usb_ur edge_urx
line edge_ury edge_lry /* outside */
line edge_lrx edge_llx
}
frame mid_rrect_body {
RRECT_SETUP(edge_, @, width, length);
RRECT_DRAW_ARCS(edge_, ro_edge);
usb_ur: vec edge_ur(-usb_roff, 0mm)
usb_ul: vec usb_ur(-usb_w, 0mm)
usb_ll: vec usb_ul(0mm, -usb_d)
usb_lr: vec usb_ur(0mm, -usb_d)
line edge_llx edge_lrx line edge_llx edge_lrx
line edge_ulx usb_ul line edge_ulx usb_ul
@ -128,27 +154,21 @@ frame mid_rrect {
} }
frame mid_outline {
set red = 0mm
frame mid_rrect @
}
frame mid_ridge { frame mid_ridge {
loop if = 1, mid_ridge loop if = 1, mid_ridge
frame mid_outline @
set red = topborder set red = topborder
frame mid_rrect @ set r = ro_ridge
frame mid_rrect_ridge @
} }
frame mid_pcb { frame mid_pcb {
loop if = 1, mid_pcb loop if = 1, mid_pcb
frame mid_outline @
set red = topborder+topridge set red = topborder+topridge
frame mid_rrect @ set r = ri_ridge
frame mid_rrect_ridge @
} }
@ -161,7 +181,7 @@ frame post {
frame mid_body { frame mid_body {
loop if = 1, mid_body loop if = 1, mid_body
frame mid_outline @ frame mid_rrect_body @
bc: vec @(width/2, batt_y) bc: vec @(width/2, batt_y)
br: vec bc(batt_d/2, 0mm) br: vec bc(batt_d/2, 0mm)
@ -269,7 +289,7 @@ table
table table
/* usb_roff = offset from right outer case edge */ /* usb_roff = offset from right outer case edge */
{ usb_w, usb_d, usb_roff } { usb_w, usb_d, usb_roff }
{ 8.5mm, 6.0mm, 4.0mm } { 8.5mm, 6.0mm, 4.5mm }
table table
/* post_y is from the edge of the battery bay. post_x is from the edge */ /* post_y is from the edge of the battery bay. post_x is from the edge */