qi-hardware/wernermisc
1
0
Fork 0
mirror of git://projects.qi-hardware.com/wernermisc.git synced 2025-04-21 12:27:27 +03:00
Code Activity

fisl2012/: first outline of FISL13 talk; abstract and biography

Browse Source 
Grmbl. Some junk ended up in this commit as well. Don't dare to disentangle
the mess.
This commit is contained in:
Werner Almesberger
2012-07-22 01:02:40 -03:00
parent 8418a19db1
commit cd80647273
8 changed files with 598 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

39
bacon/case/Makefile
View File

@@ -17,11 +17,17 @@ GP2RML = $(CAE_TOOLS)/gp2rml/gp2rml
# Z1 = -44
# PIECE_Z = 7.9
X0 = 5
Y0 = 45
Z1 = -44
# run with acrylic (corner at 4, 0)
# #1: 15, 10
# #2: 15, 50
# #3: 80, 10
# PIECE_Z = 5.15
X0 = 80
Y0 = 10
Z1 = -45
PIECE = -5 -5 30 55
PIECE_Z = 5.5
PIECE_Z = 5.15
Z_STEP = 2
CLEARANCE = 2
SPEED_XY = 1
@@ -32,13 +38,21 @@ Z_OFFSET = 0.1
FIN_SPEED_XY = 3
FIN_SPEED_Z = 3
PARAMS = X0=$(X0)mm Y0=$(Y0)mm Z1=$(Z1)mm PIECE_Z=$(PIECE_Z)mm \
# acrylic
# ~0.1 mm / 12 mil tool correction # not needed
#MILL = 120mil
SPEED_XY = 2
SPEED_Z = 2
FIN_SPEED_XY = 5
FIN_SPEED_Z = 5
PARAMS = X0=$(X0)mm Y0=$(Y0)mm Z1=$(Z1)mm MILL=$(MILL) PIECE_Z=$(PIECE_Z)mm \
Z_OFFSET=$(Z_OFFSET)mm
PARTS = top mid bot
PART = top
.PHONY: all plot mill pos cng clean
.PHONY: all plot plot-fin mill pos cng clean
all: $(PART)-mill.rml $(PART)-finish.rml
@@ -73,7 +87,10 @@ $(PART)-finish.rml: $(PART)-finish.gp Makefile
$< >$@ || { rm -f $@; exit 1; }
plot: $(PART)-mill.gp
echo 'splot "$(PART)-mill.gp" with lines' | gnuplot -persist
echo 'splot "$<" with lines' | gnuplot -persist
plot-fin: $(PART)-finish.gp
echo 'splot "$<" with lines' | gnuplot -persist
mill: $(PART)-mill.rml $(PART)-finish.rml
PORT=/dev/ttyUSB0 $(SPOOL) $^
@@ -88,5 +105,9 @@ clean:
rm -f case.gp
rm -f $(PARTS:%=%-piece.gp) $(PARTS:%=%.gp)
rm -f $(PARTS:%=%-area.gp)
rm -f $(PARTS:%=%-mill.gp) $(PARTS:%=%-mill.rml)
rm -f $(PARTS:%=%-finish.gp) $(PARTS:%=%-finish.rml)
rm -f $(PARTS:%=%-mill.gp)
rm -f $(PARTS:%=%-finish.gp)
spotless: clean
rm -f $(PARTS:%=%-mill.rml)
rm -f $(PARTS:%=%-finish.rml)

2
bacon/case/cam.sh
View File

@@ -5,7 +5,7 @@ while [ "$1" ]; do
done
: ${MILL:=125mil}
: ${OVERLAP:=0.5mm}
: ${OVERLAP:=1.6mm}
: ${X0:=0mm}
: ${Y0:=0mm}
: ${Z1:=0mm}

26
bacon/case/case.fpd
View File

@@ -76,11 +76,12 @@ frame top_window {
frame top_pcb {
loop if = 1, top_pcb
set off = topborder+topridge
set inside = topborder+topridge
frame top_outline @
ll: vec @(off, off)
RRECT(pcb_, ll, width-2*off, length-2*off, ri_ridge)
ro: vec @(topborder, topborder)
ri: vec ro(topridge, topridge)
RRECT(ridge_i_, ri, width-2*inside, length-2*inside, ri_ridge)
}
frame top_ridge {
@@ -264,13 +265,13 @@ table
{ part, z, top_surface, top_window, top_pcb, top_ridge,
mid_ridge, mid_pcb, mid_body,
bot_posts, bot_base, bot_surface}
{ "top_surface", 2.5, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
{ "top_window", 1.5, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0 }
// { "top_pcb", 0.5, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 }
{ "top_surface", 3.3, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
{ "top_window", 2.3, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0 }
{ "top_pcb", 1.2, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 }
{ "top_ridge", 0.5, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 }
{ "mid_ridge", 0.5, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 }
{ "mid_pcb", 1.0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0 }
{ "mid_body", 4.5, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 }
{ "mid_ridge", 0.6, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 }
{ "mid_pcb", 1.2, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0 }
{ "mid_body", 4.7, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 }
{ "bot_posts", 1.2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 }
{ "bot_base", 2.0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 }
{ "bot_surface", 2.7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 }
@@ -291,8 +292,9 @@ table
table
/* usb_roff = offset from right outer case edge */
/* usb_d = 10 mm for prototypes (mini-USB); reduce to 6.0 mm for micro */
{ usb_w, usb_d, usb_roff }
{ 8.5mm, 6.0mm, 4.5mm }
{ 8.6mm, 10.0mm, 4.9mm }
table
/* post_y is from the edge of the battery bay. post_x is from the edge */
@@ -331,8 +333,8 @@ frame bot_surface @
measx top_outline.edge_ul -> top_outline.edge_ur 4mm
measy top_outline.edge_ll -> top_outline.edge_ul 4mm
measx top_pcb.pcb_ul -> top_pcb.pcb_ur 3mm
measy top_pcb.pcb_ll -> top_pcb.pcb_ul 3mm
//measx top_pcb.pcb_ul -> top_pcb.pcb_ur 3mm
//measy top_pcb.pcb_ll -> top_pcb.pcb_ul 3mm
measx top_ridge.ridge_o_ul -> top_ridge.ridge_o_ur 4mm
measy top_ridge.ridge_o_ll -> top_ridge.ridge_o_ul 4mm