qi-hardware/xburst-tools
1
0
Fork 0
mirror of git://projects.qi-hardware.com/xburst-tools.git synced 2024-12-22 23:23:00 +02:00
Code

correct the jz4760 lepus board mem parameter:

Browse Source 
ARG_ROW_ADDR = 13;
ARG_COL_ADDR = 10;

Signed-off-by: Xiangfu Liu <xiangfu@sharism.cc>
This commit is contained in:
Xiangfu Liu 2010-06-13 23:06:03 +08:00
parent 031b54c699
commit 3272119164
2 changed files with 9 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
xbboot/target-stage1/board-jz4760.c
View File

@ -122,14 +122,13 @@ void pll_init_4760()
0, 0, 1, 2, 3, 0, 4, 0, 5
};
/** divisors,
/** divisors,
* for jz4760 ,I:H:H2:P:M:S.
* DIV should be one of [1, 2, 3, 4, 6, 8]
*/
// int div[6] = {1, 2, 4, 4, 4, 4};
// int div[6] = {1, 3, 6, 6, 6, 6};
int div[6] = {1, 2, 2, 2, 2, 2};
int pllout2;
* DIV should be one of [1, 2, 3, 4, 6, 8] like:
* div[6] = {1, 2, 2, 2, 2, 2};
* div[6] = {1, 3, 6, 6, 6, 6};
*/
int div[6] = {1, 2, 4, 4, 4, 4};
cfcr = CPM_CPCCR_PCS |
(n2FR[div[0]] << CPM_CPCCR_CDIV_BIT) |
@ -152,11 +151,9 @@ void pll_init_4760()
#endif
cfcr |= CPM_CPCCR_CE;
pllout2 = (cfcr & CPM_CPCCR_PCS) ? ARG_CPU_SPEED : (ARG_CPU_SPEED / 2);
plcr1 = pll_calc_m_n_od(ARG_CPU_SPEED, ARG_EXTAL);
plcr1 |= (0x20 << CPM_CPPCR_PLLST_BIT) /* PLL stable time */
| CPM_CPPCR_PLLEN; /* enable PLL */
| CPM_CPPCR_PLLEN; /* enable PLL */
/* init PLL */
REG_CPM_CPCCR = cfcr;

4
xbboot/target-stage1/stage1.c
View File

@ -43,8 +43,8 @@ void load_args_4760()
ARG_UART_BAUD = 57600;
ARG_BUS_WIDTH_16 = * (int *)0x80002014;
ARG_BANK_ADDR_2BIT = 4;
ARG_ROW_ADDR = 12;
ARG_COL_ADDR = 9;
ARG_ROW_ADDR = 13;
ARG_COL_ADDR = 10;
}