qi-hardware/xburst-tools
1
0
Fork 0
mirror of git://projects.qi-hardware.com/xburst-tools.git synced 2024-11-29 12:16:16 +02:00
Code

add memtest gpios gpioc command

Browse Source
This commit is contained in:
xiangfu 2009-06-26 17:41:54 +00:00
parent f2007ab163
commit 3a05ed7a21
7 changed files with 70 additions and 47 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Makefile
View File

@ -47,7 +47,7 @@ FLASH_TOOL_PATH = ./inflash
FLASH_TOOL_BIN_PATH = $(FLASH_TOOL_PATH)/bin FLASH_TOOL_BIN_PATH = $(FLASH_TOOL_PATH)/bin
STAGE1_PATH = $(FLASH_TOOL_PATH)/xburst_stage1 STAGE1_PATH = $(FLASH_TOOL_PATH)/xburst_stage1
STAGE2_PATH = $(FLASH_TOOL_PATH)/xburst_stage2 STAGE2_PATH = $(FLASH_TOOL_PATH)/xburst_stage2
CROSS_COMPILE ?= mipsel-linux- CROSS_COMPILE ?= mipsel-openwrt-linux-
CFLAGS="-O2" CFLAGS="-O2"

4
inflash/src/cmd.c
View File

@ -749,10 +749,10 @@ int debug_memory(int obj, unsigned int start, unsigned int size)
usleep(100); usleep(100);
usb_read_data_from_ingenic(&ingenic_dev, buffer, 8); usb_read_data_from_ingenic(&ingenic_dev, buffer, 8);
if (buffer[0] != 0) if (buffer[0] != 0)
printf("\n Test memory fail! Last error address is %x !", printf("\n Test memory fail! Last error address is %x !\n",
buffer[0]); buffer[0]);
else else
printf("\n Test memory pass!"); printf("\n Test memory pass!\n");
return 1; return 1;
} }

2
inflash/src/cmd.h
View File

@ -21,5 +21,7 @@ int init_nand_in();
int nand_prog(void); int nand_prog(void);
int nand_query(void); int nand_query(void);
int nand_erase(struct nand_in *nand_in); int nand_erase(struct nand_in *nand_in);
int debug_memory(int obj, unsigned int start, unsigned int size);
int debug_gpio(int obj, unsigned char ops, unsigned char pin);
#endif /* __CMD_H__ */ #endif /* __CMD_H__ */

28
inflash/src/command_line.c
View File

@ -115,7 +115,7 @@ int handle_nerase(void)
printf("\n 1:start block number" printf("\n 1:start block number"
"\n 2:block length" "\n 2:block length"
"\n 3:device index number" "\n 3:device index number"
"\n 4:flash chip index number"); "\n 4:flash chip index number\n");
return -1; return -1;
} }
@ -144,7 +144,7 @@ int handle_nmark(void)
printf(" nerase (1) (2) (3) "); printf(" nerase (1) (2) (3) ");
printf("\n 1:bad block number" printf("\n 1:bad block number"
"\n 2:device index number" "\n 2:device index number"
"\n 3:flash chip index number "); "\n 3:flash chip index number\n");
return -1; return -1;
} }
init_nand_in(); init_nand_in();
@ -171,7 +171,7 @@ int handle_memtest(void)
printf(" memtest (1) [2] [3] "); printf(" memtest (1) [2] [3] ");
printf("\n 1:device index number" printf("\n 1:device index number"
"\n 2:SDRAM start address" "\n 2:SDRAM start address"
"\n 3:test size "); "\n 3:test size\n");
return -1; return -1;
} }
@ -191,6 +191,20 @@ int handle_memtest(void)
return 1; return 1;
} }
int handle_gpio(int mode)
{
if (com_argc < 3) {
printf("\n Usage:"
" gpios (1) (2) "
"\n 1:GPIO pin number"
"\n 2:device index number\n");
return -1;
}
debug_gpio(atoi(com_argv[2]), mode, atoi(com_argv[1]));
return 1;
}
int command_interpret(char * com_buf) int command_interpret(char * com_buf)
{ {
char *buf = com_buf; char *buf = com_buf;
@ -263,6 +277,12 @@ int command_handle(char *buf)
printf("\n exiting inflash software\n"); printf("\n exiting inflash software\n");
return -1; /* return -1 to break the main.c while return -1; /* return -1 to break the main.c while
* then run usb_ingenic_cleanup*/ * then run usb_ingenic_cleanup*/
case 18:
handle_gpio(2);
break;
case 19:
handle_gpio(3);
break;
case 20: case 20:
boot(STAGE1_FILE_PATH, STAGE2_FILE_PATH); boot(STAGE1_FILE_PATH, STAGE2_FILE_PATH);
break; break;
@ -273,7 +293,7 @@ int command_handle(char *buf)
handle_memtest(); handle_memtest();
break; break;
default: default:
printf("\n command not support or input error!"); printf("\n command not support or input error!\n");
break; break;
} }

56
inflash/src/ingenic_cfg.c
View File

@ -141,37 +141,37 @@ int parse_configure(struct hand *hand, char * file_path)
hand_init_def(hand); hand_init_def(hand);
cfg_opt_t opts[] = { cfg_opt_t opts[] = {
CFG_SIMPLE_INT("EXTCLK", &hand->fw_args.ext_clk), CFG_INT("EXTCLK", &hand->fw_args.ext_clk, CFGF_NONE),
CFG_SIMPLE_INT("CPUSPEED", &hand->fw_args.cpu_speed), CFG_INT("CPUSPEED", &hand->fw_args.cpu_speed, CFGF_NONE),
CFG_SIMPLE_INT("PHMDIV", &hand->fw_args.phm_div), CFG_INT("PHMDIV", &hand->fw_args.phm_div, CFGF_NONE),
CFG_SIMPLE_INT("BOUDRATE", &hand->fw_args.boudrate), CFG_INT("BOUDRATE", &hand->fw_args.boudrate, CFGF_NONE),
CFG_SIMPLE_INT("USEUART", &hand->fw_args.use_uart), CFG_INT("USEUART", &hand->fw_args.use_uart, CFGF_NONE),
CFG_SIMPLE_INT("BUSWIDTH", &hand->fw_args.bus_width), CFG_INT("BUSWIDTH", &hand->fw_args.bus_width, CFGF_NONE),
CFG_SIMPLE_INT("BANKS", &hand->fw_args.bank_num), CFG_INT("BANKS", &hand->fw_args.bank_num, CFGF_NONE),
CFG_SIMPLE_INT("ROWADDR", &hand->fw_args.row_addr), CFG_INT("ROWADDR", &hand->fw_args.row_addr, CFGF_NONE),
CFG_SIMPLE_INT("COLADDR", &hand->fw_args.col_addr), CFG_INT("COLADDR", &hand->fw_args.col_addr, CFGF_NONE),
CFG_SIMPLE_INT("ISMOBILE", &hand->fw_args.is_mobile), CFG_INT("ISMOBILE", &hand->fw_args.is_mobile, CFGF_NONE),
CFG_SIMPLE_INT("ISBUSSHARE", &hand->fw_args.is_busshare), CFG_INT("ISBUSSHARE", &hand->fw_args.is_busshare, CFGF_NONE),
CFG_SIMPLE_INT("DEBUGOPS", &hand->fw_args.debug_ops), CFG_INT("DEBUGOPS", &hand->fw_args.debug_ops, CFGF_NONE),
CFG_SIMPLE_INT("PINNUM", &hand->fw_args.pin_num), CFG_INT("PINNUM", &hand->fw_args.pin_num, CFGF_NONE),
CFG_SIMPLE_INT("START", &hand->fw_args.start), CFG_INT("START", &hand->fw_args.start, CFGF_NONE),
CFG_SIMPLE_INT("SIZE", &hand->fw_args.size), CFG_INT("SIZE", &hand->fw_args.size, CFGF_NONE),
CFG_SIMPLE_INT("NAND_BUSWIDTH", &hand->nand_bw), CFG_INT("NAND_BUSWIDTH", &hand->nand_bw, CFGF_NONE),
CFG_SIMPLE_INT("NAND_ROWCYCLES", &hand->nand_rc), CFG_INT("NAND_ROWCYCLES", &hand->nand_rc, CFGF_NONE),
CFG_SIMPLE_INT("NAND_PAGESIZE", &hand->nand_ps), CFG_INT("NAND_PAGESIZE", &hand->nand_ps, CFGF_NONE),
CFG_SIMPLE_INT("NAND_PAGEPERBLOCK", &hand->nand_ppb), CFG_INT("NAND_PAGEPERBLOCK", &hand->nand_ppb, CFGF_NONE),
CFG_SIMPLE_INT("NAND_FORCEERASE", &hand->nand_force_erase), CFG_INT("NAND_FORCEERASE", &hand->nand_force_erase, CFGF_NONE),
CFG_SIMPLE_INT("NAND_OOBSIZE", &hand->nand_os), CFG_INT("NAND_OOBSIZE", &hand->nand_os, CFGF_NONE),
CFG_SIMPLE_INT("NAND_ECCPOS", &hand->nand_eccpos), CFG_INT("NAND_ECCPOS", &hand->nand_eccpos, CFGF_NONE),
CFG_SIMPLE_INT("NAND_BADBLOCKPOS", &hand->nand_bbpos), CFG_INT("NAND_BADBLOCKPOS", &hand->nand_bbpos, CFGF_NONE),
CFG_SIMPLE_INT("NAND_BADBLOCKPAGE", &hand->nand_bbpage), CFG_INT("NAND_BADBLOCKPAGE", &hand->nand_bbpage, CFGF_NONE),
CFG_SIMPLE_INT("NAND_PLANENUM", &hand->nand_plane), CFG_INT("NAND_PLANENUM", &hand->nand_plane, CFGF_NONE),
CFG_SIMPLE_INT("NAND_BCHBIT", &hand->nand_bchbit), CFG_INT("NAND_BCHBIT", &hand->nand_bchbit, CFGF_NONE),
CFG_SIMPLE_INT("NAND_WPPIN", &hand->nand_wppin), CFG_INT("NAND_WPPIN", &hand->nand_wppin, CFGF_NONE),
CFG_SIMPLE_INT("NAND_BLOCKPERCHIP", &hand->nand_bpc), CFG_INT("NAND_BLOCKPERCHIP", &hand->nand_bpc, CFGF_NONE),
CFG_END() CFG_END()
}; };

9
inflash/xburst_stage1/debug.c
View File

@ -71,11 +71,9 @@ void gpio_test(unsigned char ops, unsigned char pin)
void do_debug() void do_debug()
{ {
switch (fw_args->debug_ops) switch (fw_args->debug_ops) {
{
case 1: /* sdram check */ case 1: /* sdram check */
switch (CPU_ID) switch (CPU_ID) {
{
case 0x4740: case 0x4740:
gpio_init_4740(); gpio_init_4740();
serial_init(); serial_init();
@ -86,7 +84,8 @@ void do_debug()
serial_init(); serial_init();
sdram_init_4750(); sdram_init_4750();
break; break;
default:; default:
;
} }
REG8(USB_REG_INDEX) = 1; REG8(USB_REG_INDEX) = 1;
REG32(USB_FIFO_EP1) = check_sdram(fw_args->start, fw_args->size); REG32(USB_FIFO_EP1) = check_sdram(fw_args->start, fw_args->size);

16
inflash/xburst_stage1/main.c
View File

@ -36,7 +36,7 @@ volatile u32 CFG_EXTAL;
volatile u8 PHM_DIV; volatile u8 PHM_DIV;
volatile u8 IS_SHARE; volatile u8 IS_SHARE;
extern int pllout2; extern int pllout2;
#if 1 #if 0
void test_load_args(void) void test_load_args(void)
{ {
CPU_ID = 0x4740 ; CPU_ID = 0x4740 ;
@ -68,11 +68,12 @@ void load_args(void)
CFG_CPU_SPEED = 192000000; CFG_CPU_SPEED = 192000000;
} }
PHM_DIV = fw_args->phm_div; PHM_DIV = fw_args->phm_div;
if ( fw_args->use_uart > 3 ) fw_args->use_uart = 0; if (fw_args->use_uart > 3)
fw_args->use_uart = 0;
UART_BASE = UART0_BASE + fw_args->use_uart * 0x1000; UART_BASE = UART0_BASE + fw_args->use_uart * 0x1000;
CONFIG_BAUDRATE = fw_args->boudrate; CONFIG_BAUDRATE = fw_args->boudrate;
SDRAM_BW16 = fw_args->bus_width; SDRAM_BW16 = fw_args->bus_width == 0 ? 32 : 16;
SDRAM_BANK4 = fw_args->bank_num; SDRAM_BANK4 = fw_args->bank_num * 4;
SDRAM_ROW = fw_args->row_addr; SDRAM_ROW = fw_args->row_addr;
SDRAM_COL = fw_args->col_addr; SDRAM_COL = fw_args->col_addr;
CONFIG_MOBILE_SDRAM = fw_args->is_mobile; CONFIG_MOBILE_SDRAM = fw_args->is_mobile;
@ -81,7 +82,7 @@ void load_args(void)
void c_main(void) void c_main(void)
{ {
test_load_args(); load_args();
if (fw_args->debug_ops > 0) { if (fw_args->debug_ops > 0) {
do_debug(); do_debug();
@ -105,7 +106,7 @@ void c_main(void)
return; return;
} }
#if 1 #if 1
serial_puts("Setup fw args as:\n"); serial_puts("Setup xburst CPU args as:\n");
serial_put_hex(CPU_ID); serial_put_hex(CPU_ID);
serial_put_hex(CFG_EXTAL); serial_put_hex(CFG_EXTAL);
serial_put_hex(CFG_CPU_SPEED); serial_put_hex(CFG_CPU_SPEED);
@ -119,5 +120,6 @@ void c_main(void)
serial_put_hex(pllout2); serial_put_hex(pllout2);
serial_put_hex(REG_CPM_CPCCR); serial_put_hex(REG_CPM_CPCCR);
#endif #endif
serial_puts("Fw run finish !\n"); serial_puts("xburst stage1 run finish !\n");
load_args();
} }