mirror of
git://projects.qi-hardware.com/xue.git
synced 2024-09-16 17:30:14 +03:00
533 lines
13 KiB
Plaintext
533 lines
13 KiB
Plaintext
EESchema Schematic File Version 2 date Sun 10 Oct 2010 09:18:11 AM COT
|
|
LIBS:power
|
|
LIBS:r_pack2
|
|
LIBS:v0402mhs03
|
|
LIBS:usb-48204-0001
|
|
LIBS:microsmd075f
|
|
LIBS:mic2550
|
|
LIBS:rj45-48025
|
|
LIBS:xue-nv
|
|
LIBS:xc6slx75fgg484
|
|
LIBS:xc6slx45fgg484
|
|
LIBS:micron_mobile_ddr
|
|
LIBS:micron_ddr_512Mb
|
|
LIBS:k8001
|
|
LIBS:device
|
|
LIBS:transistors
|
|
LIBS:conn
|
|
LIBS:linear
|
|
LIBS:regul
|
|
LIBS:74xx
|
|
LIBS:cmos4000
|
|
LIBS:adc-dac
|
|
LIBS:memory
|
|
LIBS:xilinx
|
|
LIBS:special
|
|
LIBS:microcontrollers
|
|
LIBS:dsp
|
|
LIBS:microchip
|
|
LIBS:analog_switches
|
|
LIBS:motorola
|
|
LIBS:texas
|
|
LIBS:intel
|
|
LIBS:audio
|
|
LIBS:interface
|
|
LIBS:digital-audio
|
|
LIBS:philips
|
|
LIBS:display
|
|
LIBS:cypress
|
|
LIBS:siliconi
|
|
LIBS:opto
|
|
LIBS:atmel
|
|
LIBS:contrib
|
|
LIBS:valves
|
|
LIBS:pasives-connectors
|
|
LIBS:x25x64mb
|
|
LIBS:attiny
|
|
LIBS:PSU
|
|
LIBS:tps793xx
|
|
LIBS:reg102
|
|
LIBS:mt9m033
|
|
LIBS:m12-tu400a
|
|
LIBS:xue-rnc-cache
|
|
EELAYER 24 0
|
|
EELAYER END
|
|
$Descr A2 23400 16535
|
|
Sheet 1 12
|
|
Title ""
|
|
Date "10 oct 2010"
|
|
Rev ""
|
|
Comp ""
|
|
Comment1 ""
|
|
Comment2 ""
|
|
Comment3 ""
|
|
Comment4 ""
|
|
$EndDescr
|
|
$Sheet
|
|
S 14800 5850 1100 5850
|
|
U 4CB0D95D
|
|
F0 "FPGA GPIOS" 60
|
|
F1 "expantion.sch" 60
|
|
$EndSheet
|
|
Wire Wire Line
|
|
9100 4950 10100 4950
|
|
Wire Wire Line
|
|
9100 4750 10100 4750
|
|
Wire Wire Line
|
|
10100 3750 9100 3750
|
|
Wire Wire Line
|
|
9100 4550 10100 4550
|
|
Wire Wire Line
|
|
9100 4350 10100 4350
|
|
Wire Wire Line
|
|
9100 4150 10100 4150
|
|
Wire Wire Line
|
|
10100 3950 9100 3950
|
|
Wire Wire Line
|
|
7300 5400 7550 5400
|
|
Wire Wire Line
|
|
7300 5100 7550 5100
|
|
Wire Wire Line
|
|
14750 13050 13400 13050
|
|
Wire Wire Line
|
|
14750 12850 13400 12850
|
|
Wire Wire Line
|
|
14750 12650 13400 12650
|
|
Wire Wire Line
|
|
9100 6950 10100 6950
|
|
Wire Wire Line
|
|
10100 6750 9100 6750
|
|
Wire Bus Line
|
|
14800 5500 13450 5500
|
|
Wire Wire Line
|
|
14800 4450 13450 4450
|
|
Wire Wire Line
|
|
14800 4850 13450 4850
|
|
Wire Wire Line
|
|
13450 4550 14800 4550
|
|
Wire Wire Line
|
|
14750 2200 13450 2200
|
|
Wire Bus Line
|
|
13450 4100 14800 4100
|
|
Wire Wire Line
|
|
13450 3900 14800 3900
|
|
Wire Wire Line
|
|
14750 12450 13400 12450
|
|
Wire Wire Line
|
|
14750 12250 13400 12250
|
|
Wire Wire Line
|
|
14750 12050 13400 12050
|
|
Wire Wire Line
|
|
13450 3200 14750 3200
|
|
Wire Wire Line
|
|
13450 2800 14750 2800
|
|
Wire Wire Line
|
|
14750 2300 13450 2300
|
|
Wire Wire Line
|
|
13450 1900 14750 1900
|
|
Wire Bus Line
|
|
8850 9850 10100 9850
|
|
Wire Wire Line
|
|
8850 9500 10100 9500
|
|
Wire Wire Line
|
|
8850 10450 10100 10450
|
|
Wire Wire Line
|
|
8850 10600 10100 10600
|
|
Wire Wire Line
|
|
8850 10950 10100 10950
|
|
Wire Wire Line
|
|
8850 12650 10100 12650
|
|
Wire Wire Line
|
|
8850 13250 10100 13250
|
|
Wire Bus Line
|
|
8850 11950 10100 11950
|
|
Wire Wire Line
|
|
8850 13000 10100 13000
|
|
Wire Wire Line
|
|
8850 12400 10100 12400
|
|
Wire Wire Line
|
|
8850 12100 10100 12100
|
|
Wire Bus Line
|
|
8850 9750 10100 9750
|
|
Wire Wire Line
|
|
10100 10800 8850 10800
|
|
Wire Wire Line
|
|
8850 12850 10100 12850
|
|
Wire Bus Line
|
|
10100 11800 10100 11750
|
|
Wire Bus Line
|
|
10100 11750 8850 11750
|
|
Wire Wire Line
|
|
8850 12750 10100 12750
|
|
Wire Wire Line
|
|
8850 10700 10100 10700
|
|
Wire Bus Line
|
|
8850 11850 10100 11850
|
|
Wire Wire Line
|
|
8850 12500 10100 12500
|
|
Wire Wire Line
|
|
8850 12200 10100 12200
|
|
Wire Wire Line
|
|
8850 13100 10100 13100
|
|
Wire Wire Line
|
|
8850 11600 10100 11600
|
|
Wire Wire Line
|
|
8850 11050 10100 11050
|
|
Wire Wire Line
|
|
8850 11200 10100 11200
|
|
Wire Wire Line
|
|
8850 10350 10100 10350
|
|
Wire Wire Line
|
|
8850 10150 10100 10150
|
|
Wire Wire Line
|
|
8850 10050 10100 10050
|
|
Wire Bus Line
|
|
8850 9650 10100 9650
|
|
Wire Wire Line
|
|
13450 1750 14750 1750
|
|
Wire Wire Line
|
|
13450 2000 14750 2000
|
|
Wire Wire Line
|
|
13450 2400 14750 2400
|
|
Wire Wire Line
|
|
13450 2700 14750 2700
|
|
Wire Wire Line
|
|
13450 2900 14750 2900
|
|
Wire Wire Line
|
|
13450 3100 14750 3100
|
|
Wire Wire Line
|
|
13450 3300 14750 3300
|
|
Wire Wire Line
|
|
14750 12150 13400 12150
|
|
Wire Wire Line
|
|
14750 12350 13400 12350
|
|
Wire Bus Line
|
|
13450 3000 14750 3000
|
|
Wire Bus Line
|
|
14750 2600 13450 2600
|
|
Wire Wire Line
|
|
13450 4000 14800 4000
|
|
Wire Wire Line
|
|
14750 2100 13450 2100
|
|
Wire Bus Line
|
|
14800 5050 13450 5050
|
|
Wire Wire Line
|
|
14800 4650 13450 4650
|
|
Wire Wire Line
|
|
14800 4750 13450 4750
|
|
Wire Wire Line
|
|
14800 4950 13450 4950
|
|
Wire Wire Line
|
|
14800 5300 13450 5300
|
|
Wire Wire Line
|
|
14800 5400 13450 5400
|
|
Wire Wire Line
|
|
10100 6850 9100 6850
|
|
Wire Wire Line
|
|
10100 7050 9100 7050
|
|
Wire Wire Line
|
|
14750 12750 13400 12750
|
|
Wire Wire Line
|
|
14750 12950 13400 12950
|
|
Wire Wire Line
|
|
7300 4950 7550 4950
|
|
Wire Wire Line
|
|
7300 5250 7550 5250
|
|
Wire Wire Line
|
|
7300 5550 7550 5550
|
|
Wire Bus Line
|
|
10100 5350 9100 5350
|
|
Wire Wire Line
|
|
9100 4050 10100 4050
|
|
Wire Wire Line
|
|
10100 4250 9100 4250
|
|
Wire Wire Line
|
|
9100 4450 10100 4450
|
|
Wire Wire Line
|
|
9100 4650 10100 4650
|
|
Wire Wire Line
|
|
9100 3850 10100 3850
|
|
Wire Wire Line
|
|
9100 4850 10100 4850
|
|
$Sheet
|
|
S 7550 3650 1550 2050
|
|
U 4C9E2AF4
|
|
F0 "Image Sensor" 60
|
|
F1 "sensor.sch" 60
|
|
F2 "+2.8_VDDIO" B L 7550 5100 60
|
|
F3 "+1.8_VDD" B L 7550 5250 60
|
|
F4 "+2.8_VAA" B L 7550 5550 60
|
|
F5 "+2.8_VAAPIX" B L 7550 5400 60
|
|
F6 "+2.8_VDDPLL" B L 7550 4950 60
|
|
F7 "IS_TRIGGER" I R 9100 3750 60
|
|
F8 "IS_FLASH" O R 9100 3850 60
|
|
F9 "IS_SDA" B R 9100 3950 60
|
|
F10 "IS_SCL" B R 9100 4050 60
|
|
F11 "IS_I2C_ADDR" I R 9100 4150 60
|
|
F12 "IS_EXTCLK" I R 9100 4250 60
|
|
F13 "IS_RESET_N" I R 9100 4350 60
|
|
F14 "IS_OE_N" I R 9100 4450 60
|
|
F15 "IS_STANDBY" I R 9100 4550 60
|
|
F16 "IS_TEST" I R 9100 4650 60
|
|
F17 "IS_PIXEL" O R 9100 4750 60
|
|
F18 "IS_LINE" O R 9100 4850 60
|
|
F19 "IS_FRAME" O R 9100 4950 60
|
|
F20 "IS_DOUT[0..11]" O R 9100 5350 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 6200 4650 1100 1000
|
|
U 4C9E2B0F
|
|
F0 "Snesor PSU" 60
|
|
F1 "sensor_psu.sch" 60
|
|
F2 "+2.8_VDDPLL" B R 7300 4950 60
|
|
F3 "+2.8_VDDIO" B R 7300 5100 60
|
|
F4 "+1.8_VDD" B R 7300 5250 60
|
|
F5 "+2.8_VAAPIX" B R 7300 5400 60
|
|
F6 "+2.8_VAA" B R 7300 5550 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 10100 1500 3350 6650
|
|
U 4C7BC2B2
|
|
F0 "FPGA, Port0, Port2, PROG IF" 60
|
|
F1 "FPGA_0_2_PROG.sch" 60
|
|
F2 "S6_TCK" I L 10100 6750 60
|
|
F3 "S6_TDI" I L 10100 6850 60
|
|
F4 "S6_TDO" O L 10100 6950 60
|
|
F5 "S6_TMS" I L 10100 7050 60
|
|
F6 "PROG_MISO[0..3]" B R 13450 5500 60
|
|
F7 "PROG_CCLK" O R 13450 5400 60
|
|
F8 "PROG_CSO" O R 13450 5300 60
|
|
F9 "NF_D[0..7]" B R 13450 5050 60
|
|
F10 "ETH_COL" B R 13450 2200 60
|
|
F11 "ETH_CRS" B R 13450 2100 60
|
|
F12 "NF_WE_N" O R 13450 4750 60
|
|
F13 "NF_ALE" O R 13450 4550 60
|
|
F14 "NF_CLE" O R 13450 4650 60
|
|
F15 "NF_CS1_N" O R 13450 4450 60
|
|
F16 "NF_RE_N" O R 13450 4850 60
|
|
F17 "NF_RNB" B R 13450 4950 60
|
|
F18 "SD_CLK" B R 13450 3900 60
|
|
F19 "SD_CMD" B R 13450 4000 60
|
|
F20 "SD_DAT[0..3]" B R 13450 4100 60
|
|
F21 "ETH_CLK" B R 13450 3300 60
|
|
F22 "ETH_RXC" B R 13450 1900 60
|
|
F23 "ETH_TXC" B R 13450 2900 60
|
|
F24 "ETH_TXD[0..3]" O R 13450 3000 60
|
|
F25 "ETH_TXEN" B R 13450 3100 60
|
|
F26 "ETH_TXER" B R 13450 3200 60
|
|
F27 "ETH_RXER" B R 13450 2800 60
|
|
F28 "ETH_RXDV" B R 13450 2700 60
|
|
F29 "ETH_RXD[0..3]" I R 13450 2600 60
|
|
F30 "ETH_RESET_N" B R 13450 2000 60
|
|
F31 "ETH_MDIO" B R 13450 2300 60
|
|
F32 "ETH_MDC" B R 13450 2400 60
|
|
F33 "ETH_INT" B R 13450 1750 60
|
|
F34 "IS_DOUT[0..11]" I L 10100 5350 60
|
|
F35 "IS_TEST" O L 10100 4650 60
|
|
F36 "IS_STANDBY" O L 10100 4550 60
|
|
F37 "IS_OE_N" O L 10100 4450 60
|
|
F38 "IS_RESET_N" O L 10100 4350 60
|
|
F39 "IS_EXTCLK" O L 10100 4250 60
|
|
F40 "IS_I2C_ADDR" O L 10100 4150 60
|
|
F41 "IS_SCL" B L 10100 4050 60
|
|
F42 "IS_SDA" B L 10100 3950 60
|
|
F43 "IS_FRAME" I L 10100 4950 60
|
|
F44 "IS_LINE" I L 10100 4850 60
|
|
F45 "IS_PIXEL" I L 10100 4750 60
|
|
F46 "IS_FLASH" I L 10100 3850 60
|
|
F47 "IS_TRIGGER" O L 10100 3750 60
|
|
F48 "FPGA_VCCO2_IO_AA18" B R 13450 5950 60
|
|
F49 "FPGA_VCCO2_IO_AB21" B R 13450 6050 60
|
|
F50 "FPGA_VCCO2_IO_W18" B R 13450 6150 60
|
|
F51 "FPGA_VCCO2_IO_AB16" B R 13450 6250 60
|
|
F52 "FPGA_VCCO2_IO_AB15" B R 13450 6350 60
|
|
F53 "FPGA_VCCO2_IO_V7" B R 13450 6450 60
|
|
F54 "FPGA_VCCO2_IO_W6" B R 13450 6550 60
|
|
F55 "FPGA_VCCO2_IO_W4" B R 13450 6650 60
|
|
F56 "FPGA_VCCO2_IO_Y10" B R 13450 6750 60
|
|
F57 "FPGA_VCCO2_IO_Y9" B R 13450 6850 60
|
|
F58 "FPGA_VCCO2_IO_Y15" B R 13450 6950 60
|
|
F59 "FPGA_VCCO2_IO_Y16" B R 13450 7050 60
|
|
F60 "FPGA_VCCO2_IO_W10" B R 13450 7150 60
|
|
F61 "FPGA_VCCO2_IO_W11" B R 13450 7250 60
|
|
F62 "FPGA_VCCO2_IO_Y12" B R 13450 7350 60
|
|
F63 "FPGA_VCCO2_IO_AB14" B R 13450 7450 60
|
|
F64 "FPGA_VCCO2_IO_AB13" B R 13450 7550 60
|
|
F65 "FPGA_VCCO2_IO_Y11" B R 13450 7650 60
|
|
F66 "FPGA_VCCO2_IO_W8" B R 13450 7750 60
|
|
F67 "FPGA_VCCO2_IO_U9" B R 13450 7850 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 10100 9250 3300 4350
|
|
U 4C7BC2A2
|
|
F0 "FPGA Port 1, Port 3 DDR, USB" 60
|
|
F1 "FPGA_1_3.sch" 60
|
|
F2 "USBD_VP" B R 13400 12950 60
|
|
F3 "USBD_SPD" B R 13400 12650 60
|
|
F4 "USBD_OE_N" B R 13400 12750 60
|
|
F5 "USBD_RCV" B R 13400 12850 60
|
|
F6 "USBD_VM" B R 13400 13050 60
|
|
F7 "M0_CKE" O L 10100 12650 60
|
|
F8 "M0_UDM" O L 10100 12400 60
|
|
F9 "M0_UDQS" O L 10100 12100 60
|
|
F10 "M0_BA[0..1]" O L 10100 11950 60
|
|
F11 "M0_CAS#" O L 10100 13000 60
|
|
F12 "M0_RAS#" O L 10100 13100 60
|
|
F13 "M0_WE#" O L 10100 13250 60
|
|
F14 "M0_LDM" O L 10100 12500 60
|
|
F15 "M0_LDQS" O L 10100 12200 60
|
|
F16 "M1_UDQS" O L 10100 10050 60
|
|
F17 "M1_UDM" O L 10100 10350 60
|
|
F18 "M1_LDQS" O L 10100 10150 60
|
|
F19 "M1_LDM" O L 10100 10450 60
|
|
F20 "M1_WE#" O L 10100 11200 60
|
|
F21 "M1_CKE" O L 10100 10600 60
|
|
F22 "M1_RAS#" O L 10100 11050 60
|
|
F23 "M1_CAS#" O L 10100 10950 60
|
|
F24 "M1_BA[0..1]" O L 10100 9850 60
|
|
F25 "M1_CS#" O L 10100 9500 60
|
|
F26 "USBA_VM" B R 13400 12450 60
|
|
F27 "USBA_VP" B R 13400 12350 60
|
|
F28 "USBA_RCV" B R 13400 12250 60
|
|
F29 "USBA_OE_N" B R 13400 12150 60
|
|
F30 "USBA_SPD" B R 13400 12050 60
|
|
F31 "M1_DQ[0..15]" B L 10100 9650 60
|
|
F32 "M0_CS#" O L 10100 11600 60
|
|
F33 "M0_DQ[0..15]" B L 10100 11750 60
|
|
F34 "M0_A[0..12]" O L 10100 11850 60
|
|
F35 "M1_A[0..12]" O L 10100 9750 60
|
|
F36 "M1_CLK" O L 10100 10700 60
|
|
F37 "M1_CLK#" O L 10100 10800 60
|
|
F38 "M0_CLK" O L 10100 12750 60
|
|
F39 "M0_CLK#" O L 10100 12850 60
|
|
F40 "FPGA_2.5V_IO_M17" B R 13400 9900 60
|
|
F41 "FPGA_2.5V_IO_N16" B R 13400 10000 60
|
|
F42 "FPGA_2.5V_IO_P19" B R 13400 10100 60
|
|
F43 "FPGA_2.5V_IO_P17" B R 13400 10200 60
|
|
F44 "FPGA_2.5V_IO_P18" B R 13400 10300 60
|
|
F45 "FPGA_2.5V_IO_U19" B R 13400 10400 60
|
|
F46 "FPGA_2.5V_IO_T20" B R 13400 10500 60
|
|
F47 "FPGA_2.5V_IO_V20" B R 13400 10600 60
|
|
F48 "FPGA_2.5V_IO_W20" B R 13400 10700 60
|
|
F49 "FPGA_2.5V_IO_W22" B R 13400 10800 60
|
|
F50 "FPGA_2.5V_IO_V3" B R 13400 10900 60
|
|
F51 "FPGA_2.5V_IO_U4" B R 13400 11000 60
|
|
F52 "FPGA_2.5V_IO_T3" B R 13400 11100 60
|
|
F53 "FPGA_2.5V_IO_T4" B R 13400 11200 60
|
|
F54 "FPGA_2.5V_IO_P7" B R 13400 11300 60
|
|
F55 "FPGA_2.5V_IO_P8" B R 13400 11400 60
|
|
F56 "FPGA_2.5V_IO_W1" B R 13400 11500 60
|
|
F57 "FPGA_2.5V_IO_W3" B R 13400 11600 60
|
|
F58 "FPGA_2.5V_IO_Y1" B R 13400 11700 60
|
|
F59 "FPGA_2.5V_IO_Y2" B R 13400 11800 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 7900 6700 1200 700
|
|
U 4C716A4D
|
|
F0 "DBG_PRG" 60
|
|
F1 "DBG_PRG.sch" 60
|
|
F2 "FPGA_TDO" B R 9100 6950 60
|
|
F3 "FPGA_TDI" B R 9100 6850 60
|
|
F4 "FPGA_TMS" B R 9100 7050 60
|
|
F5 "FPGA_TCK" B R 9100 6750 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 7900 1750 1200 750
|
|
U 4C69ED5F
|
|
F0 "PSU" 60
|
|
F1 "PSU.sch" 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 14800 3700 1050 1950
|
|
U 4C4227FE
|
|
F0 "Non volatile memories" 60
|
|
F1 "NV_MEMORIES.sch" 60
|
|
F2 "SD_CMD" I L 14800 4000 60
|
|
F3 "SD_CLK" I L 14800 3900 60
|
|
F4 "SD_DAT[0..3]" B L 14800 4100 60
|
|
F5 "NF_D[0..7]" B L 14800 5050 60
|
|
F6 "NF_ALE" B L 14800 4550 60
|
|
F7 "NF_CLE" B L 14800 4650 60
|
|
F8 "NF_WE_N" B L 14800 4750 60
|
|
F9 "NF_CS1_N" B L 14800 4450 60
|
|
F10 "NF_RE_N" B L 14800 4850 60
|
|
F11 "NF_RNB" B L 14800 4950 60
|
|
F12 "SPI_CLK" I L 14800 5400 60
|
|
F13 "SPI_FLASH_CS#" I L 14800 5300 60
|
|
F14 "SPI_DQ[0..3]" B L 14800 5500 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 14750 12000 1100 1150
|
|
U 4C5F1EDC
|
|
F0 "USB" 60
|
|
F1 "USB.sch" 60
|
|
F2 "USBA_SPD" B L 14750 12050 60
|
|
F3 "USBA_OE_N" B L 14750 12150 60
|
|
F4 "USBA_RCV" B L 14750 12250 60
|
|
F5 "USBA_VP" B L 14750 12350 60
|
|
F6 "USBA_VM" B L 14750 12450 60
|
|
F7 "USBD_SPD" B L 14750 12650 60
|
|
F8 "USBD_OE_N" B L 14750 12750 60
|
|
F9 "USBD_RCV" B L 14750 12850 60
|
|
F10 "USBD_VP" B L 14750 12950 60
|
|
F11 "USBD_VM" B L 14750 13050 60
|
|
$EndSheet
|
|
Text Notes 19700 15650 0 60 ~ 0
|
|
Copyright: Andres.Calderon@emQbit.com / Juan.Brinez@emQbit.com
|
|
$Sheet
|
|
S 14750 1650 1300 1800
|
|
U 4C4320F3
|
|
F0 "Ethernet Phy" 60
|
|
F1 "eth_phy.sch" 60
|
|
F2 "ETH_RXC" O L 14750 1900 60
|
|
F3 "ETH_RST_N" I L 14750 2000 60
|
|
F4 "ETH_CRS" O L 14750 2100 60
|
|
F5 "ETH_COL" O L 14750 2200 60
|
|
F6 "ETH_MDIO" B L 14750 2300 60
|
|
F7 "ETH_MDC" I L 14750 2400 60
|
|
F8 "ETH_RXD[0..3]" O L 14750 2600 60
|
|
F9 "ETH_RXDV" O L 14750 2700 60
|
|
F10 "ETH_RXER" O L 14750 2800 60
|
|
F11 "ETH_TXC" B L 14750 2900 60
|
|
F12 "ETH_TXD[0..3]" I L 14750 3000 60
|
|
F13 "ETH_TXEN" I L 14750 3100 60
|
|
F14 "ETH_TXER" I L 14750 3200 60
|
|
F15 "ETH_CLK" I L 14750 3300 60
|
|
F16 "ETH_INT" O L 14750 1750 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 7750 9400 1100 4000
|
|
U 4C421DD3
|
|
F0 "DDR Banks" 60
|
|
F1 "DRAM.sch" 60
|
|
F2 "M0_BA[0..1]" I R 8850 11950 60
|
|
F3 "M1_BA[0..1]" I R 8850 9850 60
|
|
F4 "M0_WE#" I R 8850 13250 60
|
|
F5 "M0_RAS#" I R 8850 13100 60
|
|
F6 "M1_RAS#" I R 8850 11050 60
|
|
F7 "M1_WE#" I R 8850 11200 60
|
|
F8 "M0_CAS#" I R 8850 13000 60
|
|
F9 "M0_CKE" I R 8850 12650 60
|
|
F10 "M0_CLK" I R 8850 12750 60
|
|
F11 "M0_CLK#" I R 8850 12850 60
|
|
F12 "M0_CS#" I R 8850 11600 60
|
|
F13 "M1_CLK#" I R 8850 10800 60
|
|
F14 "M1_CLK" I R 8850 10700 60
|
|
F15 "M1_CKE" I R 8850 10600 60
|
|
F16 "M1_CAS#" I R 8850 10950 60
|
|
F17 "M0_DQ[0..15]" B R 8850 11750 60
|
|
F18 "M0_UDM" I R 8850 12400 60
|
|
F19 "M0_LDQS" I R 8850 12200 60
|
|
F20 "M0_A[0..12]" I R 8850 11850 60
|
|
F21 "M0_LDM" I R 8850 12500 60
|
|
F22 "M0_UDQS" I R 8850 12100 60
|
|
F23 "M1_UDQS" I R 8850 10050 60
|
|
F24 "M1_LDM" I R 8850 10450 60
|
|
F25 "M1_LDQS" I R 8850 10150 60
|
|
F26 "M1_UDM" I R 8850 10350 60
|
|
F27 "M1_CS#" I R 8850 9500 60
|
|
F28 "M1_A[0..12]" I R 8850 9750 60
|
|
F29 "M1_DQ[0..15]" B R 8850 9650 60
|
|
$EndSheet
|
|
$EndSCHEMATC
|